

## FGPA-Based System on Modules

Feature	MitySOM-A5E Std (32A)	MitySOM-A5E Std (32B)	MitySOM-A5E Mini (23A)	MitySOM-A5E Mini (23B)	MitySBC-A5E (23A)	MitySBC-A5E (23B)	MitySOM-C10G	MitySOM-C10L	MitySOM-AM57(F) <sup>7</sup>	MityDSP-L138F-A7 <sup>7</sup>	MitySOM-A10S	MitySOM-5CSX	
<b>DSP Processor</b>	None	None	None	None	None	None	None	None	None	Up to 2 C66x	C674x	None	None
Max Speed	---	---	---	---	---	---	---	---	---	750 MHz	456 MHz	---	---
L1 Program Cache	---	---	---	---	---	---	---	---	---	32 KB (per core)	32 KB	---	---
L1 Data Cache	---	---	---	---	---	---	---	---	---	32 KB (per core)	32 KB	---	---
Internal RAM	---	---	---	---	---	---	---	---	---	288 KB	256 KB	---	---
<b>ARM Processor</b>	Cortex-A76 & Cortex-A55	Cortex-A76 & Cortex-A55	Cortex-A76 & Cortex-A55	Cortex-A76 & Cortex-A55	Cortex-A76 & Cortex-A55	Cortex-A76 & Cortex-A55	NIOS II Software	NIOS II Software	Cortex-A15	ARM926EJ-S	Cortex-A9	Cortex-A9	
<b>Cores</b>	Dual / Dual	Dual / Dual	Dual / Dual	Dual / Dual	Dual / Dual	Dual / Dual	N/A	N/A	Dual	Single	Dual	Single/Dual	
Max Speed	1800 / 1500 MHz	1400 / 1250 MHz	1800 / 1500 MHz	1400 / 1250 MHz	1800 / 1500 MHz	1400 / 1250 MHz	---	---	1500 MHz	456 MHz	1500 MHz	925 MHz	
L1 Program Cache	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	---	---	---	16 KB	32 KB (per core)	32 KB (per core)	
L1 Data Cache	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	64 KB / 64 KB	---	---	---	16 KB	32 KB (per core)	32 KB (per core)	
L2 Cache	256 KB / 128 KB	256 KB / 128 KB	256 KB / 128 KB	256 KB / 128 KB	256 KB / 128 KB	256 KB / 128 KB	---	---	---	2 MB (shared)	256 KB	512 KB (shared)	
Internal RAM	2 MB	2 MB	2 MB	2 MB	2 MB	2 MB	---	---	---	2.5 MB	8 KB	256 KB	
<b>FPGA</b>	Agilex 5	Agilex 5	Agilex 5	Agilex 5	Agilex 5	Agilex 5	Cyclone 10 GX	Cyclone 10 LP	Artix-7 XC7A50T or XC7A15T	Artix-7 XC7A50T or XC7A15T	Arria 10SX	Cyclone V SoC	
Slices	up to 656 KLE	up to 656 KLE	up to 656 KLE	up to 656 KLE	up to 656 KLE	up to 656 KLE	up to 220,000 LE	up to 81,264 LE	up to 52,160 LE	up to 52,160 LE	up to 480,000 LE	up to 110,000 LE	
Logic Cells	up to 222,400 ALM	up to 222,400 ALM	up to 222,400 ALM	up to 222,400 ALM	up to 222,400 ALM	up to 222,400 ALM	up to 80,330 ALM	---	up to 8150 ALM	up to 8150 ALM	up to 183,590 ALM	up to 41,509 ALM	
Block RAM	up to 31.46 Mb	up to 31.46 Mb	up to 31.46 Mb	up to 31.46 Mb	up to 31.46 Mb	up to 31.46 Mb	up to 1.69Mb MLAB	up to 2,745Kb	up to 2.7Mb MLAB	up to 2.7Mb MLAB	up to 4.2Mb MLAB	up to 621Kb MLABs	
<b>Memory</b>													
Max CPU RAM	8 GB LPDDR4	8 GB LPDDR4	8 GB LPDDR4	8 GB LPDDR4	8 GB LPDDR4	8 GB LPDDR4	1GB DDR3L	32MB HyperRAM	4 GB DDR3	256 MB DDR2	6 GB DDR4	4 GB DDR3	
CPU RAM Throughput	14.9 GB / sec	10.6 GB / sec	14.9 GB / sec	10.6 GB / sec	14.9 GB / sec	10.6 GB / sec	7.45 GB/sec	200 MB/sec	up to 5.3 GB/sec	600 MB/sec	8.5 GB/sec	TBD	
Max NOR FLASH	32 MB	32 MB	32 MB	32 MB	32 MB	32 MB	32 MB	32 MB	32 MB	16 MB	---	48 MB	
Max NAND FLASH	N/A	N/A	N/A	N/A	64 GB	64 GB	---	---	N/A	512 MB	8 GB	---	
Max FPGA RAM	8 GB LPDDR4	8 GB LPDDR4	N/A	N/A	8 GB LPDDR4	8 GB LPDDR4	---	---	N/A	N/A	2 GB	512 MB	
FPGA RAM Throughput	14.9 GB / sec	10.6 GB / sec	N/A	N/A	14.9 GB / sec	10.6 GB / sec	---	---	N/A	N/A	4.26 GB/sec	TBD	
<b>Interface</b>	Dual Board to Board	Dual Board to Board	Single Board to Board	Single Board to Board	N/A	N/A	SO-DIMM DDR4	SO-DIMM DDR4		SO-DIMM-200	Board to Board	MXM 3.0 Type	
Required Voltage	+5 to +12V	+5 to +12V	+5 to +12V	+5 to +12V	+12V	+12V	5V	5V	5V	3.3V	5V or 12V	5V	
Avail FPGA I/O	up to 408	up to 408	up to 204	up to 204	up to 196	up to 196	up to 192	up to 192	up to 96	96	up to 168	up to 137	
<b>Peripherals</b>													
Ethernet MAC	3x 10/100/1000/2500	3x 10/100/1000/2500	2x 10/100/1000	2x 10/100/1000	1x 10/100/1000/2500; 1x 10/100/1000	1x 10/100/1000/2500; 1x 10/100/1000	N/A	N/A	2 x PRU 10/100, 2 x 10/100/1000	10/100	3 x 10/100/1000	2 x 10/100/1000	
McBSP Ports	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	2	N/A	N/A	
LCD	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	1	N/A	N/A	
VPIF	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	1	N/A	N/A	
MMC/SD	1	1	1	1	1	1	N/A	N/A	3	1	1	1	
SATA	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	1	N/A	N/A	
I2C	5	5	5	5	5	3	N/A	N/A	3	2 <sup>6</sup>	5	4	
SPI	2	2	2	2	2	0	N/A	N/A	3	2 <sup>6</sup>	2 Master/2 Slave	2	
USB	1 x 2.0 OTG; 1 x 3.1	1 x 2.0 OTG; 1 x 3.1	1 x 2.0 OTG; 1 x 3.1	1 x 2.0 OTG; 1 x 3.1	1 x 2.0 OTG; 1 x 3.1	1 x 2.0 OTG; 1 x 3.1	N/A	N/A	1 x 2.0; 1 x 3.0	2	1	2	
UARTS	2	2	2	2	1	1	N/A	N/A	10	3 <sup>5</sup>	2	2	
CAN	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	2	N/A	N/A	2	
PCIe	6 x4 Gen 4	6 x4 Gen 4	3 x4 Gen 4	3 x4 Gen 4	x8 Gen 3	x8 Gen 3	PCIe x 4	N/A	N/A	N/A	PCIe x 8	PCIe x4	
MIP1	15 x4 CSI or DSI	15 x4 CSI or DSI	1 x4 CSI or DSI	1 x4 CSI or DSI	8 x4 CSI	8 x4 CSI	N/A	N/A	N/A	N/A	N/A	N/A	
Transceivers	24 x 28.1 Gbps	24 x 17.16 Gbps	12 x 28.1 Gbps	12 x 17.16 Gbps	8 x 28.1 Gbps	8 x 17.6 Gbps	12 x 12.5 Gbps	N/A	2	N/A	12 x 11.3 Gbps	6 x 3.125 Gbps	
<b>Availability</b>	Production 2026	Production 2026	Production 2025	Production 2025	Production 2026	Production 2026	In Production	In Production	In Production	In Production	In Production	In Production	
<b>Introduction Date</b>	2024	2024	2024	2024	2024	2024	2023	2022	2020	2022	2018	2013	

### Notes:

1. FPGA and CPU share RAM via DSP EMIF, 100 MHz clock rate maximum.
2. LCD interface core is available for the FPGA to drive local and remote LCD display.
3. Soft FPGA MAC cores are available for 10/100 Mbit Ethernet Phy Control.
4. Spartan-6 features a 6 input LUT allowing for significantly more logic in the same number of slices when compared to a Spartan-3.
5. TMS6455 Option Including 8 Rocket I/O ports is available upon request.
6. The listed peripheral interfaces are available from the DSP/ARM. Additional interfaces can be created in modules with FPGA's.
7. These modules are available with or without the FPGA.



## ARM-Only System on Modules

Feature	MitySOM-QC6490	MitySOM-QC5430	MitySOM-AM62P	MitySOM-AM62A	MitySOM-AM62	MitySOM-AM57(F) <sup>7</sup>	MityDSP-L138F-A7 <sup>7</sup>	MitySOM-335x
<b>DSP Processor</b>	Hexagon DSP	Hexagon DSP	None	None	None	Up to 2 C66x	C674x	None
Max Speed	unknown	unknown	---	---	---	750 MHz	456 MHz	---
L1 Program Cache	unknown	unknown	---	---	---	32 KB (per core)	32 KB	---
L1 Data Cache	unknown	unknown	---	---	---	32 KB (per core)	32 KB	---
Internal RAM	unknown	unknown	---	---	---	288 KB	256 KB	---
<b>ARM Processor</b>	Cortex-A78 & Cortex-A55	Cortex-A76 & Cortex-A55	Cortex-A53	Cortex-A53	Cortex-A53	Cortex-A15	ARM926EJ-S	Cortex-A8
<b>Cores</b>	Quad / Quad	up to Quad / Quad	Quad	Quad	Quad	Dual	Single	Single
Max Speed	2.7 GHz	2.4 GHz	1400 MHz	1400 MHz	1400 MHz	1500 MHz	456 MHz	1000 MHz
L1 Program Cache	unknown	unknown	32 KB	32 KB	32 KB	32 KB (per core)	16 KB	32 KB
L1 Data Cache	unknown	unknown	32 KB	32 KB	32 KB	32 KB (per core)	16 KB	32 KB
L2 Cache	1 MB	1 MB	512 KB	512 KB	512 KB	2 MB (shared)	256 KB	256 KB
Internal RAM	unknown	unknown	---	---	---	2.5 MB	8 KB	64 KB
<b>FPGA</b>	None	None	None	None	None	Artix-7 XC7A50T or XC7A15T	Artix-7 XC7A50T or XC7A15T	None
Slices	---	---	---	---	---	up to 52,160 LE	up to 52,160 LE	---
Logic Cells	---	---	---	---	---	up to 8150 ALM	up to 8150 ALM	---
Block RAM	---	---	---	---	---	up to 2.7Mb MLAB	up to 2.7Mb MLAB	---
<b>Memory</b>								
Max CPU RAM	8 GB LPDDR5	8 GB LPDDR5	8 GB LPDDR4	16 GB LPDDR4	4 GB DDR4	4 GB DDR3	256 MB DDR2	1 GB
CPU RAM Throughput	25.6 GB / sec	25.6 GB / sec	13.2 GB/sec	14.9 GB/sec	3.2 GB/sec	up to 5.3 GB/sec	600 MB/sec	800 MB/sec
Max NOR FLASH	N/A	N/A	256 MB	256 MB	256 MB	32 MB	16 MB	8 M
Max NAND FLASH	256 GB	256 GB	256 GB	128 GB	128 GB	N/A	512 MB	1 GB
Max FPGA RAM	N/A	N/A	---	---	---	N/A	N/A	---
FPGA RAM Throughput	N/A	N/A	---	---	---	N/A	N/A	---
<b>Interface</b>	Dual Board to Board	Dual Board to Board	SO-DIMM DDR4	SO-DIMM DDR4	SO-DIMM DDR4		SO-DIMM-200	SO-DIMM-204
Required Voltage	+4, +5V	+4, +5V	3.3V	3.3V	3.3V	5V	3.3V	3.3V - 5V
Avail FPGA I/O	N/A	N/A	---	---	---	up to 96	96	---
<b>Peripherals</b>								
Ethernet MAC	N/A	N/A	2 x 10/100/1000	2 x 10/100/1000	2 x 10/100/1000	2 x PRU 10/100, 2 x 10/100/1000	10/100	2 x 10/100/1000
McBSP Ports	N/A	N/A	N/A	N/A	N/A	N/A	2	N/A
LCD	N/A	N/A	1	1	2	1	1	1
VPIF	N/A	N/A	N/A	N/A	N/A	N/A	1	N/A
MMC/SD	N/A	N/A	2	2	2	3	1	3
SATA	N/A	N/A	N/A	N/A	N/A	1	1	N/A
I2C	7	7	4	3	3	3	2 <sup>6</sup>	2
SPI	3	3	3	3	3	3	2 <sup>6</sup>	2
USB	1 x 2.0 OTG; 1 x 3.1	1 x 2.0 OTG; 1 x 3.1	2	2	2	1 x 2.0; 1 x 3.0	2	2
UARTS	3	3	7	7	7	10	3 <sup>6</sup>	6
CAN	N/A	N/A	3	3	3	2	N/A	2
PCIe	2 x Gen 3	2 x Gen 3	N/A	N/A	N/A	N/A	N/A	N/A
MIPI	1 x4 DSI, 5 x4 CSI	1 x4 DSI, 5 x4 CSI	1 x4 CSI, 1 x4 DSI	1 x4 CSI	1	N/A	N/A	N/A
Transceivers	N/A	N/A	N/A	N/A	N/A	2	N/A	N/A
<b>Availability</b>	Production 2026	Production 2026	Production 2025	In Production	In Production	In Production	In Production	In Production
<b>Introduction Date</b>	2025	2025	2023	2023	2022	2020	2022	2012

### Notes:

1. FPGA and CPU share RAM via DSP EMIF, 100 MHz clock rate maximum.
2. LCD interface core is available for the FPGA to drive local and remote LCD display.
3. Soft FPGA MAC cores are available for 10/100 Mbit Ethernet Phy Control.
4. Spartan-6 features a 6 input LUT allowing for significantly more logic in the same number of slices when compared to a Spartan-3.
5. TMS6455 Option Including 8 Rocket I/O ports is available upon request.
6. The listed peripheral interfaces are available from the DSP/ARM. Additional interfaces can be created in modules with FPGA's.
7. These modules are available with or without the FPGA.

