

## FEATURES

### MitySOM-C10x Development Board: C10G variant 80-001695RH

### MitySOM-C10G SoM Module

### Integrated +5V/+3.3V/+2.5V/1.8V Power Supplies

#### Digital Interfaces:

- 10/100/1000 Mb Ethernet Interface
- Debug UART to USB
- USB-Blaster JTAG Port
- FMC Low Pin Count Interface
- 5 Pushbuttons
- 4 LEDs.

#### Expansion

- 400 Pin FPGA Mezzanine Card Low Pin Count (FMC LPC)
- 2x60 pin Expansion Headers



#### Software and Documentation

- Reference Quartus Project
- Reference QSPI Flash Image
- Development Board Schematics
- Development Board Gerber Files
- Development Board BOM

#### APPLICATIONS

- MitySOM-C10G Evaluation
- Test and Measurement
- Factory Automation
- Industrial Automation
- Embedded Instrumentation
- Test and Measurement
- Rapid Prototyping

## DESCRIPTION

The MitySOM-C10G Development Kit provides all the hardware and software support for system designers and developers to evaluate the Critical Link MitySOM-C10G System on Module. The MitySOM-C10G Development Kit comes complete with a MitySOM-C10G module that meets your project's needs.

The MitySOM-C10G Development Kit includes on-board Debug UART to USB converter and 10/100/1000 Gb Ethernet communication interfaces, FMC LPC connector that is compatible with a wide range of existing add-on cards, and two 60 pin dual row connectors that provide additional IO expansion options. All powered from a single 12VDC input (adapter included) with onboard +3.3V/+5V/2.5V/1.8V power supplies.

A block diagram of the MitySOM-C10G Development Kit is illustrated in Figure 1. Control of the on-board interface hardware and connected Expansion IO cards require proper configuration of the MitySOM-C10G module.




Figure 1: MitySOM-C10G Development Kit Block Diagram

Additional details about the Cyclone 10 GX FPGA, available peripheral IP, its features and FPGA IO details are provided in the data sheet at the Intel website.

Intel document: C10GX51001, ID: 683485, version 2019.04.01

<https://www.intel.com/content/www/us/en/docs/programmable/683485/current/development-overview.html>

---

## Feature Descriptions

Debug UART to USB Interface Description .....	4
Intel USB-Blaster JTAG Interface.....	4
Gigabit Ethernet Interface Description .....	4
FMC LPC Interface Description.....	4
Dual Row 60 pin expansion Interface Description .....	4
Reconfigure Switch Description .....	4
General Switch Description .....	4
User LEDs.....	4
IO voltage Select Switch Description.....	5

## Electrical Interface Descriptions

Input Power – P1 .....	6
Main Power Switch – S6.....	6
FPGA IO Bank Voltage Power Switch – S7 .....	6
Push Button Switches (S1-S5).....	6
Debug LED Interface (D3 - D6) .....	6
USB-Blaster JTAG Interface – J2.....	7
Debug/Boot UART to USB Interface – J4 .....	7
Expansion Interface 1 – P2 .....	8
Expansion Interface 2 – P3 .....	9
FMC Interface- J6.....	11
10/100/1000 Ethernet Interface – J5 .....	21

#### **Debug UART to USB Interface Description**

The on-board UART to USB Bridge, FTDI FT230X, provides a serial interface at data rates up to 115,200 baud. The USB serial interface, J4 - Console, is routed to the MitySOM-C10G general IO pins. It allows for general module debug and console interaction if a NIOS soft core is instantiated in the FPGA.

When connected to a Windows PC no drivers are required as Windows Update is used to obtain the drivers.

#### **Intel USB-Blaster JTAG Interface**

To support programming the MitySOM-C10G, the C10G Development Kit includes J2, which is a USB-Blaster compatible interface. J3 is a reserved connector.

#### **Gigabit Ethernet Interface Description**

The on-board Ethernet interface features a Micrel KSZ9131 Ethernet PHY capable of running at 10/100/1000Mbit including link auto-negotiation and RGMII/MDIO capability. An industry standard RJ-45 connector, J5, is provided for external connection. This PHY and MDIO interface is connected to general IO pins on the Cyclone 10GX FPGA of the MitySOM-C10G.

#### **FMC LPC Interface Description**

The FPGA Mezzanine Card Low Pin Count (FMC LPC) interface, J6, allows for the use of add-on cards that are designed for the Intel Cyclone 10GX FPGA on the MitySOM-C10G module. Several “off the shelf” boards/kits are available from third parties that are compatible with this interface.

#### **Dual Row 60 pin expansion Interface Description**

Two 60 pin female 0.1” dual row headers, P2 and P3, are available for developing expansion interfaces and are connected to the VCCIO power, system +5V, and spare FPGA IO pins of the MitySOM-C10G module.

#### **Reconfigure Switch Description**

The C10G Development Kit has a cold reset button that can be used to reconfigure the Intel Cyclone 10GX FPGA from on-board QSPI Flash (if programmed). This button is located at S1.

#### **General Switch Description**

The C10G Development Kit includes 4 general purpose normally open push button inputs connected to the Cyclone 10GX FPGA on the SOM. These are switches S2, S3, S4, and S5.

#### **User LEDs**

The C10G Development Kit includes 4 general purpose LEDs connected to the Cyclone 10GX FPGA on the SOM. These are LEDs D3, D4, D5, and D6.

**IO voltage Select Switch Description**

**Important Note:** VCCIO Voltage selector switch S7 is not installed on the C10G variant of the Development Kit. VCCIO = +1.8V to the MitySOM-C10GX FPGA bank IO pins.

**ABSOLUTE MAXIMUM RATINGS**

If Military/Aerospace specified cards are required, please contact Critical Link at [info@criticallink.com](mailto:info@criticallink.com).

**Table 1: Absolute Maximums**

Parameter	Min	Max	Units
Operating Supply Voltage	10.8	13.2	V
Operating Temperature for MitySOM-C10G/Baseboard	0	70	C
Operating Temperature for AC to DC Power Supply	0	50	C
Storage Temperature	-40	85	C
Humidity	0	95	% Non-condensing

**ELECTRICAL CHARACTERISTICS**

**Table 2: Electrical Characteristics**

Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
<b>Maximum Power Supply Output</b>					
I <sub>Max</sub>	12V Supply (AC Adapter) all components			5.0	A
I <sub>Max</sub>	12.0V Supply <sup>1</sup> for external components			1.0	A
I <sub>Max</sub>	3.3V Supply <sup>1</sup> for external components			2.0	A
I <sub>Max</sub>	1.8V Supply <sup>1</sup> for external components			4.0	A
<b>Power Dissipation</b>					
V <sub>s</sub>	Supply Voltage		12±5%		V
I <sub>s</sub>	Supply Current <sup>2</sup>		800		mA

**Notes:**

1. The maximum current supplied to external components should be limited to the specified maximum for all externally connected power supplies
2. FMC cards not attached, FPGA programmed, RS-232 and Ethernet are enabled and active.

## ELECTRICAL INTERFACE DESCRIPTIONS

### Input Power – P1

The MitySOM-C10G Development Kit power interface, P1, requires a single +12Volt power supply. An input supply rating of at least 3A is recommended.

**Table 3: Input Power Interface Pin Description**

Signal	P1 Position
+12V	1
GND	2

### Main Power Switch – S6

An input power switch is present on the Development Kit, S6, which controls the power input to the development kit, including the module, on or off, from P1.

### FPGA IO Bank Voltage Power Switch – S7

S7 is not installed on the C10G variant of the Development Kit; it is bypassed with a jumper at R80. VCCIO = +1.8V

### Push Button Switches (S1-S5)

The MitySOM-C10G Development Kit includes 5 debounced normally open push buttons connected to the MitySOM-C10G FPGA according to Table 4. When activated, these buttons will connect the reference signal to ground. When released, these signals are pulled high to VCCIO.

**Table 4 Push Button Functions**

Switch ID	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball
S1	nCONFIG	23	AC8
S2	SW 1	88	C17
S3	SW 2	90	C16
S4	SW 3	92	E15
S5	SW 4	94	D15

### Debug LED Interface (D3 - D6)

The MitySOM-C10G Development Kit includes 4 debug LEDs according to Table 5. The LED signal should be driven to GND / low to activate the LED. To disable the LED, drive the signal high or tri-state it.

**Table 5 LED Interface**

ID	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball
D3	LED 1	96	F22
D4	LED 2	98	E22
D5	LED 3	100	F21
D6	LED 4	102	G21

### USB-Blaster JTAG Interface – J2

The USB-Blaster interface pin out for J2 is shown in Table 6 below.

**Table 6 J2 USB Blaster JTAG Interface**

J2-Pin	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball
1	TCK	20	Y9
2	GND	-	-
3	TDO	18	W10
4	V JTAG	19	+1.8V
5	TMS	22	AH6
6	N/C	-	-
7	N/C	-	-
8	N/C	-	-
9	TDI	16	AC10
10	GND	-	-

### Debug/Boot UART to USB Interface – J4

The Micro-USB pin out for J4 is shown in Table 7 below.

**Table 7: J4 Micro USB Connector Pin Assignments**

Pin	Signal	Type	Standard	Notes
1	VBUS	Power	-	
2	D-	I/O	USB 2.0	USB data minus line
3	D+	I/O	USB 2.0	USB data plus line
4	GND	GND	-	
5	SHIELD	GND	-	

The FTDI FT230XS-U UART to USB controller, used to drive J4 on the Development Kit board is connected to general FPGA IO pins on the MitySOM-C10G, as shown in Table 8 below.

**Table 8 USB Controller to UART Interface**

FTD230XS Signal	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball
TXD	UART0 RX	74	D19
RXD	UART0 TX	76	D18
RTS#	No Connect	No Connect	
CTS#	No Connect – 1.1k to GND resistor	No Connect	

### Expansion Interface 1 – P2

Table 9 describes the pin-out of the P2 interface on the MitySOM-C10G development board. The I/O “type” is in reference to the signal direction from the SoM/development board or a power input pin.

**Table 9: P2 Pin Assignments**

P2 Pin	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball	Type	Notes and SoM Signal
1	GND	-	-	POWER	
2	VCCIO	-	-	POWER	Note 2
3	+5V	-	-	POWER	Note 1; JP3 installed
4	VCCIO	-	-	POWER	Note 2
5	GND	-	-	POWER	
6	GND	-	-	POWER	
7	EXT1 DIO1 N	83	B19	IO	B2K LVDS 10 P
8	EXT1 DIO2 N	79	C15	IO	B2K LVDS 9 N
9	EXT1 DIO1 P	81	B18	IO	B2K LVDS 10 N
10	EXT1 DIO2 P	77	B16	IO	B2K LVDS 9 P
11	EXT1 DIO3 N	75	F18	IO	B2L DIFFIO 4 N
12	EXT1 DIO10 N	71	A12	IO	B2K LVDS 23 P
13	EXT1 DIO3 P	73	F17	IO	B2L DIFFIO 4 P
14	EXT1 DIO10 P	69	A13	IO	B2K LVDS 23 N
15	EXT1 DIO11 N	63	A17	IO	B2K LVDS 7 P
16	EXT1 DIO8 N	59	A19	IO	B2K LVDS 8 P
17	EXT1 DIO11 P	65	A16	IO	B2K LVDS 7 N
18	EXT1 DIO8 P	61	A18	IO	B2K LVDS 8 N
19	EXT1 DIO9 N	55	A22	IO	B2K LVDS 17 N
20	EXT1 DIO6 N	51	C20	IO	B2K LVDS 11 N
21	EXT1 DIO9 P	57	A21	IO	B2K LVDS 17 P
22	EXT1 DIO6 P	53	B20	IO	B2K LVDS 11 P
23	EXT1 DIO7 N	47	A23	IO	B2K LVDS 13 N
24	EXT1 DIO4 N	43	B21	IO	B2K LVDS 14 P
25	EXT1 DIO7 P	45	A24	IO	B2K LVDS 13 P
26	EXT1 DIO4 P	41	C21	IO	B2K LVDS 14 N
27	EXT1 DIO5 P	37	B24	IO	B2K LVDS 15 P
28	EXT1 CLK0 N	35	A26	I	B2K LVDS 16 N
29	EXT1 DIO5 N	39	B23	IO	B2K LVDS 15 N
30	EXT1 CLK0 P	33	A27	I	B2K LVDS 16 P
31	EXT1 DIO25	128	K19	IO	B2L DIFFIO 17 P
32	EXT1 DIO23	130	K20	IO	B2L DIFFIO 17 N
33	EXT1 DIO26	124	J17	IO	B2L DIFFIO 3 P
34	EXT1 DIO24	126	K17	IO	B2L DIFFIO 3 N
35	EXT1 DIO29	118	K23	IO	B2L DIFFIO 18 P
36	EXT1 DIO27	120	K22	IO	B2L DIFFIO 18 N
37	EXT1 DIO30	114	B9	IO	B2K LVDS 1 P
38	EXT1 DIO28	116	B8	IO	B2K LVDS 1 N
39	EXT1 DIO33	112	F19	IO	B2L DIFFIO 21 N
40	EXT1 DIO31	38	H22	IO	B2L DIFFIO 15 N
41	EXT1 DIO34	110	E19	IO	B2L DIFFIO 21 P
42	EXT1 DIO32	40	H21	IO	B2L DIFFIO 15 P
43	EXT1 DIO37	99	A14	IO	B2K LVDS 22 P
44	EXT1 DIO35	101	B13	IO	B2K LVDS 22 N
45	EXT1 DIO38	95	H20	IO	B2L DIFFIO 16 P
46	EXT1 DIO36	97	H21	IO	B2L DIFFIO 16 N
47	EXT1 DIO41	91	H17	IO	B2L DIFFIO 1 P

P2 Pin	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball	Type	Notes and SoM Signal
48	EXT1 DIO39	93	H16	IO	B2L DIFFIO 1 N
49	EXT1 DIO42	87	G18	IO	B2L DIFFIO 5 P
50	EXT1 DIO40	89	H18	IO	B2L DIFFIO 5 N
51	EXT1 CLK1 P	70	G23	I	B2L DIFFIO 12 N
52	SCL	84	B14	IO	B2K LVDS 21 P
53	EXT1 CLK1 N	72	F23	I	B2L DIFFIO 12 P
54	SDA	82	B15	IO	B2K LVDS 21 N
55	GND	-	-	POWER	
56	GND	-	-	POWER	
57	NC	-	-		
58	NC	-	-		
59	NC	-	-		
60	GND	-	-	POWER	

**Notes:**

1. The maximum total current supplied to external components from the +5.0V supply should be limited to less than 2.0A. The maximum current allowed per connector pin is 1A.
2. The maximum total current supplied to external components from the VCCIO supply should be limited to less than 1.0A. The maximum current allowed per connector pin is 1A.
3. P2 connector part number: Samtec SSM-130-F-DV

**Expansion Interface 2 – P3**

Table 10 describes the pin-out of the P3 interface on the MitySOM-C10L development board. The I/O “type” is in reference to the signal direction from the SoM/development board or a power pin.

**Table 10: P3 Pin Assignments**

P3 Pin	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball	Type	Notes and SoM Signal
1	GND	-	-	POWER	
2	VCCIO	-	-	POWER	Note 2
3	+5V	-	-	POWER	Note 1; JP4 installed
4	VCCIO	-	-	POWER	Note 2
5	GND	-	-	POWER	
6	GND	-	-	POWER	
7	EXT2 DIO11 N	248	W21	IO	B2J LVDS 8 N
8	EXT2 DIO9 N	240	AD22	IO	B2J LVDS 24 P
9	EXT2 DIO11 P	246	W20	IO	B2J LVDS 8 P
10	EXT2 DIO9 P	238	AC22	IO	B2J LVDS 24 N
11	EXT2 DIO10 N	244	AE23	IO	B2J LVDS 20 P
12	EXT2 DIO7 N	230	AA23	IO	B2J LVDS 21 P
13	EXT2 DIO10 P	242	AD23	IO	B2J LVDS 20 N
14	EXT2 DIO7 P	228	AA22	IO	B2J LVDS 21 N
15	EXT2 DIO8 N	236	AB13	IO	B2A LVDS 22 N
16	EXT2 DIO5 N	222	AB19	IO	B2J LVDS 9 N
17	EXT2 DIO8 P	234	AC13	IO	B2A LVDS 22 P
18	EXT2 DIO5 P	220	AB18	IO	B2J LVDS 9 P
19	EXT2 DIO6 N	226	AD20	IO	B2A LVDS 14 P
20	EXT2 DIO3 N	212	Y20	IO	B2J LVDS 11 P

P3 Pin	Dev Kit Signal	SoM J1 pin	C10GX FPGA Ball	Type	Notes and SoM Signal
21	EXT2 DIO6 P	224	AD19	IO	B2A LVDS 14 N
22	EXT2 DIO3 P	210	Y19	IO	B2J LVDS 11 N
23	EXT2 DIO4 N	218	AE20	IO	B2A LVDS 10 N
24	EXT2 DIO1 N	204	AE17	IO	B2A LVDS 17 P
25	EXT2 DIO4 P	216	AE19	IO	B2A LVDS 10 P
26	EXT2 DIO1 P	202	AD17	IO	B2A LVDS 17 N
27	EXT2 DIO2 N	208	AC18	IO	B2A LVDS 16 N
28	EXT2 CLK0 N	200	AB23	I	B2J LVDS 22 N
29	EXT2 DIO2 P	206	AD18	IO	B2A LVDS 16 P
30	EXT2 CLK0 P	198	AC23	I	B2J LVDS 22 P
31	EXT2 DIO29	192	AB21	IO	B2J LVDS 15 N
32	EXT2 DIO30	194	AC21	IO	B2J LVDS 15 P
33	EXT2 DIO27	188	AB20	IO	B2J LVDS 13 N
34	EXT2 DIO28	190	AC20	IO	B2J LVDS 13 P
35	EXT2 DIO26	186	AC17	IO	B2A LVDS 15 N
36	EXT2 DIO25	184	AC16	IO	B2A LVDS 15 P
37	EXT2 DIO23	180	AD15	IO	B2A LVDS 3 N
38	EXT2 DIO24	182	AE16	IO	B2A LVDS 3 P
39	EXT2 DIO33	174	AB15	IO	B2A LVDS 21 N
40	EXT2 DIO34	176	AC15	IO	B2A LVDS 21 P
41	EXT2 DIO31	170	AC11	IO	B2A LVDS 24 N
42	EXT2 DIO32	172	AC12	IO	B2A LVDS 24 P
43	EXT2 DIO35	166	AA16	IO	B2A LVDS 13 N
44	EXT2 DIO36	168	AB16	IO	B2A LVDS 13 P
45	EXT2 DIO37	162	AA11	IO	B2A LVDS 19 N
46	EXT2 DIO38	164	AB11	IO	B2A LVDS 19 P
47	EXT2 DIO41	136	D14	IO	B2K LVDS 19 P
48	EXT2 DIO42	138	E14	IO	B2K LVDS 19 N
49	EXT2 DIO39	132	D13	IO	B2K LVDS 20 N
50	EXT2 DIO40	134	C13	IO	B2K LVDS 20 P
51	EXT2 CLK1 P	106	C18	I	B2L DIFFIO 24 P
52	SCL	84	B14	IO	B2K LVDS 21 P
53	EXT2 CLK1 N	108	D17	I	B2L DIFFIO 24 N
54	SDA	82	B15	IO	B2K LVDS 21 N
55	GND	-	-	POWER	
56	GND	-	-	POWER	
57	NC	-	-		
58	NC	-	-		
59	NC	-	-		
60	GND	-	-	POWER	

**Notes:**

1. The maximum total current supplied to external components from the +5.0V supply should be limited to less than 2.0A. The maximum current allowed per connector pin is 1A.
2. The maximum total current supplied to external components from the VCCIO supply should be limited to less than 1.0A. The maximum current allowed per connector pin is 1A.
3. P3 connector part number: Samtec SSM-130-F-DV

## FMC Interface- J6

Table 11 describes the pin-out of the FMC interface on the MitySOM-C10G development board. The I/O “type” is in reference to the signal direction from the SoM/development board or power pin.

- J6 part number: Samtec ASP-134486-01

**Table 11.1: J6 FMC Connector Pin A1-A40 Assignments**

J6 Pin	FMC / Dev Kit Signal	J10 Pin <sup>1</sup>	SOM Signal	FPGA Ball	Type
A1	GND	66	GND	-	POWER
A2	DP1 M2C P	64	GXB 1D RX1 P	M26	MGT
A3	DP1 M2C N	62	GXB 1D RX1 N	M25	MGT
A4	GND	60	GND	-	POWER
A5	GND	74	GND	-	POWER
A6	DP2 M2C P	72	GXB 1D RX2 P	K26	MGT
A7	DP2 M2C N	70	GXB 1D RX2 N	K25	MGT
A8	GND	68	GND	-	POWER
A9	GND	82	GND	-	POWER
A10	DP3 M2C P	80	GXB 1D RX3 P	H26	MGT
A11	DP3 M2C N	78	GXB 1D RX3 N	H25	MGT
A12	GND	76	GND	-	POWER
A13	GND	90	GND	-	POWER
A14	DP4 M2C P	88	GXB 1D RX4 P	F26	MGT
A15	DP4 M2C N	86	GXB 1D RX4 N	F25	MGT
A16	GND	84	GND	-	POWER
A17	GND	98	GND	-	POWER
A18	DP5 M2C P	96	GXB 1D RX5 P	D26	MGT
A19	DP5 M2C N	94	GXB 1D RX5 N	D25	MGT
A20	GND	92	GND	-	POWER
A21	GND	61	GND	-	POWER
A22	DP1 C2M P	59	GXB 1D TX1 P	N28	MGT
A23	DP1 C2M N	57	GXB 1D TX1 N	N27	MGT
A24	GND	55	GND	-	POWER
A25	GND	69	GND	-	POWER
A26	DP2 C2M P	67	GXB 1D TX2 P	L28	MGT
A27	DP2 C2M N	65	GXB 1D TX2 N	L27	MGT
A28	GND	63	GND	-	POWER
A29	GND	77	GND	-	POWER
A30	DP3 C2M P	75	GXB 1D TX3 P	J28	MGT
A31	DP3 C2M N	73	GXB 1D TX3 N	J27	MGT
A32	GND	71	GND	-	POWER
A33	GND	85	GND	-	POWER
A34	DP4 C2M P	83	GXB 1D TX4 P	G28	MGT
A35	DP4 C2M N	81	GXB 1D TX4 N	G27	MGT
A36	GND	79	GND	-	POWER
A37	GND	93	GND	-	POWER
A38	DP5 C2M P	91	GXB 1D TX5 P	E28	MGT
A39	DP5 C2M N	89	GXB 1D TX5 N	E27	MGT
A40	GND	87	GND	-	POWER

**Note 1:** J10 is the secondary SOM Samtec connector

**Table 11.2: J6 FMC Connector Pin B1-B40 Assignments**

J6 Pin	FMC / Dev Kit Signal	J10 Pin <sup>1</sup>	SOM Signal	FPGA Ball	Type
B1	CLK DIR	N/C	-	-	config
B2	GND	52	GND	-	POWER
B3	GND	50	GND	-	POWER
B4 <sup>2</sup>	DP9 M2C P	48	GXB 1C RX5 P	T26	MGT
B5 <sup>2</sup>	DP9 M2C N	46	GXB 1C RX5 N	T25	MGT
B6	GND	44	GND	-	POWER
B7	GND	42	GND	-	POWER
B8	DP8 M2C P	40	GXB 1C RX4 P	V26	MGT
B9	DP8 M2C N	38	GXB 1C RX4 N	V25	MGT
B10	GND	36	GND	-	POWER
B11	GND	34	GND	-	POWER
B12 <sup>2</sup>	DP7 M2C P	32	GXB 1C RX3 P	Y26	MGT
B13 <sup>2</sup>	DP7 M2C N	30	GXB 1C RX3 N	Y25	MGT
B14	GND	28	GND	-	POWER
B15	GND	26	GND	-	POWER
B16 <sup>2</sup>	DP6 M2C P	24	GXB 1C RX2 P	AB26	MGT
B17 <sup>2</sup>	DP6 M2C N	22	GXB 1C RX2 N	AB25	MGT
B18	GND	20	GND	-	POWER
B19	GND	18	GND	-	POWER
B20	GBTCLK1 M2C P	N/C	-	-	MGT
B21	GBTCLK1 M2C N	N/C	-	-	MGT
B22	GND	47	GND	-	POWER
B23	GND	45	GND	-	POWER
B24 <sup>2</sup>	DP9 C2M P	43	GXB 1C TX5 P	U28	MGT
B25 <sup>2</sup>	DP9 C2M N	41	GXB 1C TX5 N	U27	MGT
B26	GND	39	GND	-	POWER
B27	GND	37	GND	-	POWER
B28 <sup>2</sup>	DP8 C2M P	35	GXB 1C TX4 P	W28	MGT
B29 <sup>2</sup>	DP8 C2M N	33	GXB 1C TX4 N	W27	MGT
B30	GND	31	GND	-	POWER
B31	GND	29	GND	-	POWER
B32	DP7 C2M P	27	GXB 1C TX3 P	AA28	MGT
B33	DP7 C2M N	25	GXB 1C TX3 N	AA27	MGT
B34	GND	23	GND	-	POWER
B35	GND	21	GND	-	POWER
B36	DP6 C2M P	19	GXB 1C TX2 P	AC28	MGT
B37	DP6 C2M N	17	GXB 1C TX2 N	AC27	MGT
B38	GND	15	GND	-	POWER
B39	GND	13	GND	-	POWER
B40	RES0	N/C	-	-	config

**Note 1:** J10 is the secondary SOM Samtec connector

**Note 2:** Rev. 3A Development kit boards only: \_P and \_N connections are swapped.

**Table 11.3: J6 FMC Connector Pin C1-C40 Assignments**

J6 Pin	FMC / Dev Kit Signal	SOM Pin <sup>2</sup>	SOM Signal	FPGA Ball	Type
C1	GND	J10-53	GND	-	POWER
C2	DP0 C2M P	J10-51	GXB 1D TX0 P	R28	MGT
C3	DP0 C2M N	J10-49	GXB 1D TX0 N	R27	MGT
C4	GND	J10-47	GND	-	POWER
C5	GND	J10-58	GND	-	POWER
C6	DP0 M2C P	J10-56	GXB 1D RX0 P	P26	MGT
C7	DP0 M2C N	J10-54	GXB 1D RX0 N	P25	MGT
C8	GND	J10-52	GND	-	POWER
C9	GND	-	GND	-	POWER
C10	LA06 P	J1-245	B2J LVDS 17 N	AG21	IO
C11	LA06 N	J1-247	B2J LVDS 17 P	AH22	IO
C12	GND	-	GND	-	POWER
C13	GND	-	GND	-	POWER
C14	LA10 P	J1-227	B2J LVDS 2 N	AH17	IO
C15	LA10 N	J1-229	B2J LVDS 2 P	AH18	IO
C16	GND	-	GND	-	POWER
C17	GND	-	GND	-	POWER
C18	LA14 P	J1-167	B2A LVDS 5 P	AF12	IO
C19	LA14 N	J1-165	B2A LVDS 5 N	AF11	IO
C20	GND	-	GND	-	POWER
C21	GND	-	GND	-	POWER
C22	LA18 P CC	J1-149	B2J LVDS 5 P	AH12	IO
C23	LA18 N CC	J1-147	B2J LVDS 5 N	AG11	IO
C24	GND	-	GND	-	POWER
C25	GND	-	GND	-	POWER
C26	LA27 P	J1-183	B2A LVDS 11 N	AF16	IO
C27	LA27 N	J1-185	B2A LVDS 11 P	AG16	IO
C28	GND	-	GND	-	POWER
C29	GND	-	GND	-	POWER
C30	SCL	J1-84 <sup>1</sup>	B2K LVDS 21 P	B14	O
C31	SDA	J1-82 <sup>1</sup>	B2K LVDS 21 N	B15	IO
C32	GND	-	GND	-	POWER
C33	GND	-	GND	-	POWER
C34	GA0	-	GND	-	config
C35	12P0V	-	+12V	-	POWER
C36	GND	-	GND	-	POWER
C37	12P0V	-	+12V	-	POWER
C38	GND	-	GND	-	POWER
C39	3P3V	-	+3.3V	-	POWER
C40	GND	-	GND	-	POWER

**Note 1:** SCL and SDA are level translated from VCCIO (1.8V) to +3.3V on the DevKit Carrier card.

**Note 2:** SOM Pin -- J1 is the primary card-edge connector; J10 is the secondary Samtec connector

**Table 11.4: J6 FMC Connector Pin D1-D40 Assignments**

J6 Pin	FMC / Dev Kit Signal	SOM Pin <sup>1</sup>	SOM Signal	FPGA Ball	Type
D1	PG C2M	N/C	-	-	config
D2	GND	-	GND	-	POWER
D3	GND	-	GND	-	POWER
D4	GBTCLK0 M2C P	J10-102	REFCLK 1D BOT P	R24	MGT
D5	GBTCLK0 M2C N	J10-104	REFCLK 1D BOT N	R23	MGT
D6	GND	-	GND	-	POWER
D7	GND	-	GND	-	POWER
D8	LA01 P CC	J1-191	B2A LVDS 7 P	AG18	IO
D9	LA01 N CC	J1-193	B2A LVDS 7 N	AF19	IO
D10	GND	-	GND	-	POWER
D11	LA05 P	J1-215	B2J LVDS 12 P	AA18	IO
D12	LA05 N	J1-217	B2J LVDS 12 N	AA19	IO
D13	GND	-	GND	-	POWER
D14	LA09 P	J1-233	B2J LVDS 19 P	AG23	IO
D15	LA09 N	J1-235	B2J LVDS 19 N	AF23	IO
D16	GND	-	GND	-	POWER
D17	LA13 P	J1-171	B2J LVDS 10 P	AA17	IO
D18	LA13 N	J1-169	B2J LVDS 10 N	Y17	IO
D19	GND	-	GND	-	POWER
D20	LA17 P CC	J1-143	B2J LVDS 4 P	AH11	IO
D21	LA17 N CC	J1-141	B2J LVDS 4 N	AH10	IO
D22	GND	-	GND	-	POWER
D23	LA23 P	J1-129	B2K LVDS 5 N	D8	IO
D24	LA23 N	J1-127	B2K LVDS 5 P	C8	IO
D25	GND	-	GND	-	POWER
D26	LA26 P	J1-115	B2K LVDS 2 N	C10	IO
D27	LA26 N	J1-113	B2K LVDS 2 P	B10	IO
D28	GND	-	GND	-	POWER
D29	TCK	N/C	-	-	JTAG
D30	TDI	N/C	-	-	JTAG
D31	TDO	N/C	-	-	JTAG
D32	3P3VAUX	-	+3.3V	-	POWER
D33	TMS	N/C	-	-	JTAG
D34	TRST L	-	+3.3V	-	JTAG
D35	GA1	-	GND	-	POWER
D36	3P3V	-	+3.3V	-	POWER
D37	GND	-	GND	-	POWER
D38	3P3V	-	+3.3V	-	POWER
D39	GND	-	GND	-	POWER
D40	3P3V	-	+3.3V	-	POWER

**Note 1: SOM Pin** -- J1 is the primary card-edge connector; J10 is the secondary Samtec connector

**Table 11.5: J6 FMC Connector Pin E1-E40 Assignments**

J6 Pin	FMC / Dev Kit Signal	SOM Pin	SOM Signal	FPGA Ball	Type
E1	GND	-	GND	-	POWER
E2	HA01 P CC	-	N/C	-	IO
E3	HA01 N CC	-	N/C	-	IO
E4	GND	-	GND	-	POWER
E5	GND	-	GND	-	POWER
E6	HA05 P	-	N/C	-	IO
E7	HA05 N	-	N/C	-	IO
E8	GND	-	GND	-	POWER
E9	HA09 P	-	N/C	-	IO
E10	HA09 N	-	N/C	-	IO
E11	GND	-	GND	-	POWER
E12	HA13 P	-	N/C	-	IO
E13	HA13 N	-	N/C	-	IO
E14	GND	-	GND	-	POWER
E15	HA16 P	-	N/C	-	IO
E16	HA16 N	-	N/C	-	IO
E17	GND	-	GND	-	POWER
E18	HA20 P	-	N/C	-	IO
E19	HA20 N	-	N/C	-	IO
E20	GND	-	GND	-	POWER
E21	HB03 P	-	N/C	-	IO
E22	HB03 N	-	N/C	-	IO
E23	GND	-	GND	-	POWER
E24	HB05 P	-	N/C	-	IO
E25	HB05 N	-	N/C	-	IO
E26	GND	-	GND	-	POWER
E27	HB09 P	-	N/C	-	IO
E28	HB09 N	-	N/C	-	IO
E29	GND	-	GND	-	POWER
E30	HB13 P	-	N/C	-	IO
E31	HB13 N	-	N/C	-	IO
E32	GND	-	GND	-	POWER
E33	HB19 P	-	N/C	-	IO
E34	HB19 N	-	N/C	-	IO
E35	GND	-	GND	-	POWER
E36	HB21 P	-	N/C	-	IO
E37	HB21 N	-	N/C	-	IO
E38	GND	-	GND	-	POWER
E39	VADJ	-	VCCIO	-	POWER
E40	GND	-	GND	-	POWER

**Table 11.6: J6 FMC Connector Pin F1-F40 Assignments**

J6 Pin	FMC / Dev Kit Signal	SOM Pin	SOM Signal	FPGA Ball	Type
F1	PG M2C	-	N/C	-	config
F2	GND	-	GND	-	POWER
F3	GND	-	GND	-	POWER
F4	HA00 P CC	-	N/C	-	IO
F5	HA00 N CC	-	N/C	-	IO
F6	GND	-	GND	-	POWER
F7	HA04 P	-	N/C	-	IO
F8	HA04 N	-	N/C	-	IO
F9	GND	-	GND	-	POWER
F10	HA08 P	-	N/C	-	IO
F11	HA08 N	-	N/C	-	IO
F12	GND	-	GND	-	POWER
F13	HA12 P	-	N/C	-	IO
F14	HA12 N	-	N/C	-	IO
F15	GND	-	GND	-	POWER
F16	HA15 P	-	N/C	-	IO
F17	HA15 N	-	N/C	-	IO
F18	GND	-	GND	-	POWER
F19	HA19 P	-	N/C	-	IO
F20	HA19 N	-	N/C	-	IO
F21	GND	-	GND	-	POWER
F22	HB02 P	-	N/C	-	IO
F23	HB02 N	-	N/C	-	IO
F24	GND	-	GND	-	POWER
F25	HB04 P	-	N/C	-	IO
F26	HB04 N	-	N/C	-	IO
F27	GND	-	GND	-	POWER
F28	HB08 P	-	N/C	-	IO
F29	HB08 N	-	N/C	-	IO
F30	GND	-	GND	-	POWER
F31	HB12 P	-	N/C	-	IO
F32	HB12 N	-	N/C	-	IO
F33	GND	-	GND	-	POWER
F34	HB16 P	-	N/C	-	IO
F35	HB16 N	-	N/C	-	IO
F36	GND	-	GND	-	POWER
F37	HB20 P	-	N/C	-	IO
F38	HB20 N	-	N/C	-	IO
F39	GND	-	GND	-	POWER
F40	VADJ	-	VCCIO	-	POWER

**Table 11.7: J6 FMC Connector Pin G1-G40 Assignments**

J6 Pin	FMC / Dev Kit Signal	J1 Pin <sup>1</sup>	SOM Signal	FPGA Ball	Type
G1	GND	-	GND	-	POWER
G2	CLK1 M2C P	131	B2K LVDS 24 P	A11	I
G3	CLK1 M2C N	133	B2K LVDS 24 N	B11	I
G4	GND	-	GND	-	POWER
G5	GND	-	GND	-	POWER
G6	LA00 P CC	199	B2J LVDS 18 N	AG20	I
G7	LA00 N CC	197	B2J LVDS 18 P	AG19	I
G8	GND	-	GND	-	POWER
G9	LA03 P	205	B2A LVDS 20 P	AB14	IO
G10	LA03 N	207	B2A LVDS 20 N	AA14	IO
G11	GND	-	GND	-	POWER
G12	LA08 P	219	B2J LVDS 3 N	AH15	IO
G13	LA08 N	221	B2J LVDS 3 P	AH16	IO
G14	GND	-	GND	-	POWER
G15	LA12 P	237	B2J LVDS 14 N	AH20	IO
G16	LA12 N	239	B2J LVDS 14 P	AH21	IO
G17	GND	-	GND	-	POWER
G18	LA16 P	163	B2J LVDS 1 P	AG10	IO
G19	LA16 N	161	B2J LVDS 1 N	AG9	IO
G20	GND	-	GND	-	POWER
G21	LA20 P	153	B2J LVDS 6 N	AG13	IO
G22	LA20 N	151	B2J LVDS 6 P	AH13	IO
G23	GND	-	GND	-	POWER
G24	LA22 P	125	B2L DIFFIO 2 P	J18	IO
G25	LA22 N	123	B2L DIFFIO 2 N	J19	IO
G26	GND	-	GND	-	POWER
G27	LA25 P	111	B2K LVDS 3 N	C11	IO
G28	LA25 N	109	B2K LVDS 3 P	C12	IO
G29	GND	-	GND	-	POWER
G30	LA29 P	179	B2A LVDS 12 P	AG14	IO
G31	LA29 N	181	B2A LVDS 12 N	AG15	IO
G32	GND	-	GND	-	POWER
G33	LA31 P	156	B2A LVDS 23 P	AA12	IO
G34	LA31 N	158	B2A LVDS 23 N	AA13	IO
G35	GND	-	GND	-	POWER
G36	LA33 P	148	B2A LVDS 6 P	AD13	IO
G37	LA33 N	150	B2A LVDS 6 N	AD14	IO
G38	GND	-	GND	-	POWER
G39	VADJ	-	VCCIO	-	POWER
G40	GND	-	GND	-	POWER

**Note 1:** J1 is the primary SOM card-edge connector

**Table 11.8: J6 FMC Connector Pin H1-H40 Assignments**

J6 Pin	FMC / Dev Kit Signal	J1 Pin <sup>1</sup>	SOM Signal	FPGA Ball	Type
H1	VREF A M2C	N/C	-	-	POWER
H2	PRSNT M2C L	N/C	-	-	config
H3	GND	-	GND	-	POWER
H4	CLK0 M2C P	201	B2J LVDS 16 N	AE21	I
H5	CLK0 M2C N	203	B2J LVDS 16 P	AF21	I
H6	GND	-	GND	-	POWER
H7	LA02 P	187	B2A LVDS 8 P	AF17	IO
H8	LA02 N	189	B2A LVDS 8 N	AF18	IO
H9	GND	-	GND	-	POWER
H10	LA04 P	209	B2J LVDS 23 N	AE22	IO
H11	LA04 N	211	B2J LVDS 23 P	AF22	IO
H12	GND	-	GND	-	POWER
H13	LA07 P	223	B2J LVDS 7 N	Y21	IO
H14	LA07 N	225	B2J LVDS 7 P	AA21	IO
H15	GND	-	GND	-	POWER
H16	LA11 P	241	B2A LVDS 18 N	Y15	IO
H17	LA11 N	243	B2A LVDS 18 P	Y16	IO
H18	GND	-	GND	-	POWER
H19	LA15 P	157	B2A LVDS 1 P	AE11	IO
H20	LA15 N	155	B2A LVDS 1 N	AE10	IO
H21	GND	-	GND	-	POWER
H22	LA19 P	137	B2K LVDS 4 N	A8	IO
H23	LA19 N	135	B2K LVDS 4 P	C8	IO
H24	GND	-	GND	-	POWER
H25	LA21 P	119	B2L DIFFIO 14 P	J20	IO
H26	LA21 N	117	B2L DIFFIO 14 N	K21	IO
H27	GND	-	GND	-	POWER
H28	LA24 P	107	B2K LVDS 6 P	D9	IO
H29	LA24 N	105	B2K LVDS 6 N	D10	IO
H30	GND	-	GND	-	POWER
H31	LA28 P	173	B2A LVDS 9 P	AF13	IO
H32	LA28 N	175	B2A LVDS 9 N	AF14	IO
H33	GND	-	GND	-	POWER
H34	LA30 P	152	B2A LVDS 2 N	AE14	IO
H35	LA30 N	154	B2A LVDS 2 P	AE15	IO
H36	GND	-	GND	-	POWER
H37	LA32 P	142	B2A LVDS 4 N	AD12	IO
H38	LA32 N	144	B2A LVDS 4 P	AE12	IO
H39	GND	-	GND	-	POWER
H40	VADJ	-	VCCIO	-	POWER

**Note 1:** J1 is the primary SOM card-edge connector

**Table 11.9: J6 FMC Connector Pin J1-J40 Assignments**

J6 Pin	FMC / Dev Kit Signal	SOM Pin	SOM Signal	FPGA Ball	Type
J1	GND	-	GND	-	POWER
J2	CLK3 BIDIR P	-	N/C	-	IO
J3	CLK3 BIDIR N	-	N/C	-	IO
J4	GND	-	GND	-	POWER
J5	GND	-	GND	-	POWER
J6	HA03 P	-	N/C	-	IO
J7	HA03 N	-	N/C	-	IO
J8	GND	-	GND	-	POWER
J9	HA07 P	-	N/C	-	IO
J10	HA07 N	-	N/C	-	IO
J11	GND	-	GND	-	POWER
J12	HA11 P	-	N/C	-	IO
J13	HA11 N	-	N/C	-	IO
J14	GND	-	GND	-	POWER
J15	HA14 P	-	N/C	-	IO
J16	HA14 N	-	N/C	-	IO
J17	GND	-	GND	-	POWER
J18	HA18 P	-	N/C	-	IO
J19	HA18 N	-	N/C	-	IO
J20	GND	-	GND	-	POWER
J21	HA22 P	-	N/C	-	IO
J22	HA22 N	-	N/C	-	IO
J23	GND	-	GND	-	POWER
J24	HB01 P	-	N/C	-	IO
J25	HB01 N	-	N/C	-	IO
J26	GND	-	GND	-	POWER
J27	HB07 P	-	N/C	-	IO
J28	HB07 N	-	N/C	-	IO
J29	GND	-	GND	-	POWER
J30	HB11 P	-	N/C	-	IO
J31	HB11 N	-	N/C	-	IO
J32	GND	-	GND	-	POWER
J33	HB15 P	-	N/C	-	IO
J34	HB15 N	-	N/C	-	IO
J35	GND	-	GND	-	POWER
J36	HB18 P	-	N/C	-	IO
J37	HB18 N	-	N/C	-	IO
J38	GND	-	GND	-	POWER
J39	VIO B M2C	-	N/C	-	POWER
J40	GND	-	GND	-	POWER

**Table 11.10: J6 FMC Connector Pin K1-K40 Assignments**

J6 Pin	FMC / Dev Kit Signal	SOM Pin	SOM Signal	FPGA Ball	Type
K1	VREF B M2C	-	N/C	-	POWER
K2	GND	-	GND	-	POWER
K3	GND	-	GND	-	POWER
K4	CLK2 BIDIR P	-	N/C	-	NC
K5	CLK2 BIDIR N	-	N/C	-	NC
K6	GND	-	GND	-	POWER
K7	HA02 P	-	N/C	-	NC
K8	HA02 N	-	N/C	-	NC
K9	GND	-	GND	-	POWER
K10	HA06 P	-	N/C	-	NC
K11	HA06 N	-	N/C	-	NC
K12	GND	-	GND	-	POWER
K13	HA10 P	-	N/C	-	NC
K14	HA10 N	-	N/C	-	NC
K15	GND	-	GND	-	POWER
K16	HA17 P CC	-	N/C	-	NC
K17	HA17 N CC	-	N/C	-	NC
K18	GND	-	GND	-	POWER
K19	HA21 P	-	N/C	-	NC
K20	HA21 N	-	N/C	-	NC
K21	GND	-	GND	-	POWER
K22	HA23 P	-	N/C	-	NC
K23	HA23 N	-	N/C	-	NC
K24	GND	-	GND	-	POWER
K25	HB00 P CC	-	N/C	-	NC
K26	HB00 N CC	-	N/C	-	NC
K27	GND	-	GND	-	POWER
K28	HB06 P CC	-	N/C	-	NC
K29	HB06 N CC	-	N/C	-	NC
K30	GND	-	GND	-	POWER
K31	HB10 P	-	N/C	-	NC
K32	HB10 N	-	N/C	-	NC
K33	GND	-	GND	-	POWER
K34	HB14 P	-	N/C	-	NC
K35	HB14 N	-	N/C	-	NC
K36	GND	-	GND	-	POWER
K37	HB17 P CC	-	N/C	-	NC
K38	HB17 N CC	-	N/C	-	NC
K39	GND	-	GND	-	POWER
K40	VIO B M2C	-	N/C	-	POWER

Please see the following VITA documentation concerning the FMC specification (<https://www.vita.com/fmc>).

### 10/100/1000 Ethernet Interface – J5

The MitySOM-C10L Development Kit provides an RJ-45 connection for a Gigabit 10/100/1000 Ethernet connection. This connection follows standard TIA/EIA-568B pin-out as shown in Table 12 below.

**Table 12: J5 Ethernet RJ45 Pin Assignments**

Pin	Signal	Type
1	TXRXA P	I/O
2	TXRXA N	I/O
3	TXRXB P	I/O
4	TXRXC P	I/O
5	TXRXC N	I/O
6	TXRXB N	I/O
7	TXRXD P	I/O
8	TXRXD N	I/O

The Ethernet PHY located on the Development Kit, Micrel KSZ9131, will auto negotiate to the speed of the device it is connected to. The Ethernet PHY is connected to the module through FPGA IO pins as shown in Table 13 below.

**Table 13: Ethernet PHY to SoM / FPGA Interface**

Dev Kit Signal	J1 Pin <sup>1</sup>	SOM Signal	FPGA Ball
ETH RXD0	54	B2L DIFFIO 7 N	E21
ETH RXD1	56	B2L DIFFIO 22 P	D20
ETH RXD2	58	B2L DIFFIO 22 N	E20
ETH RXD3	60	B2L DIFFIO 6 P	G20
ETH RX CLK	62	B2L DIFFIO 6 N	G19
ETH RX CTL	64	B2L DIFFIO 13 P	J23
ETH TXD0	42	B2L DIFFIO 8 N	E23
ETH TXD1	44	B2L DIFFIO 8 P	D23
ETH TXD2	46	B2L DIFFIO 10 P	C23
ETH TXD3	48	B2L DIFFIO 10 N	C22
ETH TX CLK	34	B2K LVDS 18 P	B26
ETH TX CTL	36	B2K LVDS 18 N	B25
ETH MDIO	78	B2L DIFFIO 20 N	E17
ETH MDC	80	B2L DIFFIO 20 P	E16
ETH RESET <sub>n</sub>	66	B2L DIFFIO 13 N	H23
ETH INT N	52	B2L DIFFIO 7 P	D22

**Note 1:** J1 is the primary SOM card-edge connector

## MECHANICAL INTERFACE DESCRIPTION

### Main Board Interface / Mounting

Four mounting holes are available for mounting standoffs to the devkit PCB.

Figure 2 shows the location of the mounting holes as well as the location holes for the FMC interface (J6). Refer to the MitySOM-C10G datasheet for locations of the PEM nut positions (P6 and P7) with respect to the SODIMM DDR4 connector.





Figure 2 MitySOM-C10G Development Kit Outline, Mounting Hole Locations  
(Top View, millimeters)

Figure 3 shows the locations of Pin 1 and the mechanical center of the 2x30 female headers for each of the expansion ports.



**Figure 3 MitySOM-C10G Development Kit Outline, Bottom View / Connector Locations**

Figure 4 shows the location of each of the external interfaces on the MitySOM-C10G development kit.




Figure 4 MitySOM-C10G Development Kit, External Interface Locations

## ORDERING INFORMATION

### Included Components

Table 14 lists the components that are included with a MitySOM-C10G Development Kit. See Table 15 for specific development kit ordering information.

Figure 4 shows the Development Kit Board, noting some key features.

**Table 14: Included Items**

Description	Part Number	Interface Port	Qty. Included
MitySOM-C10G Development Kit Board	80-001695	n/a	Qty. 1
MitySOM-C10G Module	See Table 15	J1	Qty. 1
Micro USB Cable for Debug Console		J4	Qty. 1
12V 5A AC to DC Supply		P1	Qty. 1
Ethernet cable		J5	Qty. 1
Development Kit Quick Start Guide		n/a	

### Development Kits

The following table lists the standard MitySOM-C10G Development Kit configurations. For shipping status, availability, and lead time of these or other configurations please contact Critical Link at [info@criticallink.com](mailto:info@criticallink.com).

**Table 15: Standard Model Numbers**

Development Kit Model	Module Included
80-001738	C10G-6T-4XA-RI

## REVISION HISTORY

Date	Revision	Change Description
07/17/2024	A	Initial Release