



MitySOM™ Document



Document: MitySOM-AM57 Carrier Board Design Guide

Revision: 1.0

Date: March 1, 2024

1 Overview

1.1 MitySOM-AM57 Fast Facts for Getting Started

| Facts | MitySOM-AM5728, MitySOM-AM5729, MitySOM-AM5748, MitySOM-AM5749 |
|---|---|
| Required connectors placed on carrier board | JAE MM70-314B1-2-R300: card edge receptacle HiRose DF40HC(3.0)-100DS-0.4V(58) : fine-pitch hi-speed header |
| Input Voltages supplied from carrier board | +5V (to SOM on-board power supply / power management IC) |
| Supported I/O standards | LVC MOS18 except MMC (3.3V) |
| SOC Cores, speeds | <ul style="list-style-type: none"> • 2x ARM Cortex-A15 @ 1500 MHz max. • 2x 66x floating point DSP cores @ 750 MHz max. • 2x ARM Cortex-M4 Image Processing Unit (IPU) @ 212.8 MHz max. |
| SOC Peripherals** | <p><u>Video Processing:</u></p> <ul style="list-style-type: none"> • LCD Display / HDMI support, Image Video Accelerator (IVA) • 3D Graphics Processing Unit (GPU), Video Processing Engine (VPE) • Embedded Video Engine (EVE): AM5749 only <p><u>Program / Data Storage:</u></p> <ul style="list-style-type: none"> • 2.5 MB on-chip shared RAM • General purpose memory controller (GPMC) • Dual DDR3 memory controller, dynamic memory manager (DMM) <p><u>Interface Support:</u></p> <ul style="list-style-type: none"> • Dual Controller Area Network (CAN) • Dual Ethernet (MII, RMII or RGMII interface support) • Up to 199x SOC General Purpose I/O (GPIO) • Up to 5x I2C, up to 8x Multichannel Audio Serial Port (McASP) • Multi Media Card, Secure Digital I/O (MMC, SD, SDIO): up to 4x • PCI Express 3.0, Serial Advanced Technology Attachment (SATA) • up to 4x Multi-channel Serial Peripheral Interface (McSPI) • Quad Serial Peripheral Interface (QSPI) • up to 10x Universal Asynchronous Receiver/Transmitter (UART) • USB 3.0 with SuperSpeed, dual role device support • USB 2.0: with high speed, dual role device support |
| **Peripherals share pins, see AM57x datasheets and PINMUX utility for valid pin multiplexing configurations | |

1.2 Introduction

The MitySOM-AM5728, MitySOM-AM5729, MitySOM-AM5748 and MitySOM-AM5749 modules (collectively referred to as MitySOM-AM57) are System-On-Modules (SOMs) designed to be easy to integrate into an end-user embedded system. The modules integrate many crucial elements of an embedded system and do so with an established design framework utilizing a common set of core libraries. End-user design of the application PCB is also intended to be as simple as possible, allowing the PCB designer to concentrate on the custom I/O interfaces – especially analog & mixed-signal – instead of getting distracted with the learning curve of designing a brand new embedded digital system from scratch.

Developers are encouraged to review the MitySOM-AM57 Development Kit design schematics, available on the Critical Link support site. The Development Kit has been qualified with a full software support package available for the interfaces and devices on the board. Customers may contact Critical Link for access to Altium CAD design files for the development kit and for design reviews, email support@criticallink.com

1.3 MitySOM-AM57 Family Modules

The MitySOM-AM57 family of modules represents a 5th generation SOM in the MityDSP/MitySOM product line. These modules are based on Texas Instruments AM57x System-On-Chip (SOC) Sitara processors. Each of these SOC devices are footprint-compatible devices using a 760-PBGA package with summary features described in section 1.1 (Fast Facts) above.

Each MitySOM-AM57 SOM includes a power supply & management subsystem, DDR3 SDRAM, NOR FLASH memory, and interfaces to a carrier board with a 314-pin low-profile MXM card-edge receptacle and a 100-position, fine-pitch, low-profile connector set. Carrier board design for MitySOM (without FPGA) is the main focus of this document.

MitySOM-AM57 products are available with options for AM57x SOC device variant, RAM and FLASH memory depth, and operating temperature range. Please visit the “MitySOM-AM57” product page or contact Critical Link for the current list of orderable MitySOM-AM57 part numbers.

1.4 MitySOM-AM57F Family Modules (with FPGA)

Available variants in the MitySOM-AM57x family have an FPGA installed. These MitySOM-AM57F modules integrate a Xilinx/AMD Artix-7 FPGA for end-user customizable logic and I/O interfaces beyond the capability of the SOC device. Some IO pins used by the AM57x SoC on the non-FPGA SOM are reserved for FPGA I/O on the AM57F SOM. SOM power consumption and cost are increased with the FPGA versions. See separate SOM datasheets and carrier board design guide for the MitySOM-AM57F module types.

1.5 SOM Dimensions

The dimensions of the MitySOM-AM57 are 88.00mm (~3.46in) x 69.42mm (~2.73in) and features two mounting holes at the end of the SOM where the 100-pin connector, J3, is located. See Figure 1 for top view.




Figure 1: MitySOM-AM57 Mechanical Drawing

The mechanical outline of the MitySOM-AM57 is illustrated in Figure 2 and shows the location of the bottom side-mounted 100-pin fine-pitch plug-type connector (J3). The center of this 100-pin connector is the reference point for its placement.




Figure 2: MitySOM-AM57 100-pin bottom side connector location (J3)

1.6 Carrier Board: SOM Outline

Figure 3 specifies the recommended carrier board outline for placement of the mating 100-position receptacle and mounting holes for fasteners. Dimensions are referenced from the left alignment pin position of the MXM connector; this point is analogous to the SOM lower left inset corner shown in Figure 2. As in Figure 2, the center of the 100-position receptacle connector is the reference point for its placement.

Note that the vertical spacing between the reference (MXM alignment pin) and the center of the 100-position receptacle connector on the carrier board is slightly longer (by 0.3 mm) than the distance from SOM card edge to J3 connector shown in Figure 2. This accounts for tolerances in the MXM connector insertion depth to allow for proper alignment of when mating the 100-position connector set.

Fastener mounting holes on the carrier board should be sized for installation of 3 mm high threaded spacers or stand-offs. Recommended spacer part number: Penn Engineering SMTSOB-M3-3ET or equivalent. The 3 mm spacer height matches the board-to-board distance between the carrier board and SOM when the SOM is fully seated into the recommended JAE 314-pin MXM card edge connector and the HiRose 100-position connector set.




Figure 3: Recommended MitySOM-AM57 Carrier Card Outline with heat spreader mounting holes

If a heat spreader / heat sink solution is required, Critical Link recommends placing two additional mounting holes outside of the SOM outline area at the end near the MXM connector as shown. See Figures 4 and 5 for top and bottom renderings of Critical Link heat spreader 94-900813-3, designed for use with MitySOM-AM57. Design files for this heat spreader are available from Critical Link on request.

See Section 5 of this document for additional Carrier Board Mechanical requirements.




Figure 4: Heat Spreader 94-800913-3 Top Side View (faces away from SOM)




Figure 5: Heat Spreader 94-800913-3 Bottom Side View (faces SOM)

1.7 Reference Documents and Links

From Critical Link LLC:

MitySOM-AM57 Product Page:

<https://www.criticallink.com/product/mitysom-am57/>

MitySOM-AM57x Support (Wiki):

https://support.criticallink.com/redmine/projects/mitysom_am57x/wiki

MitySOM-AM57 Data Sheet:

https://www.criticallink.com/wp-content/uploads/60-000055-MitySOM-AM57_datasheet.pdf

MitySOM-AM57x Family Development Kit Product Page:

<https://www.criticallink.com/product/mitysom-am57f-development-kit/>

From Texas Instruments:

AM57x Sitara Processor Data Sheet:

TI document: SPRS953 rev. G revised Nov. 2019

<https://www.ti.com/lit/gpn/am5728>

AM57x Sitara Processor Technical Reference Manual:

TI document: SPRUHZ6 rev. L revised Aug. 2019

<https://www.ti.com/lit/pdf/spruhz6>

TPS659039 PMIC Product Page:

<https://www.ti.com/product/TPS659039-Q1>

2 Connectors

The MitySOM-AM57 utilizes a dual connector set to physically interface with the end user's application board ("SOM Carrier" or "Carrier" board). Recommended sources for carrier board connectors are listed below in bold type.

- 314 position, MXM-style card edge connector provides primary access to SOM I/O:
 - SOM board: 'gold finger' pads spaced at 0.5 mm pitch on top and bottom sides along board edge, with pad gap for 'key' notch, no physical connector
 - **Carrier board card edge receptacle: JAE MM70-314B1-2-R300**
- 100-position (dual row, 50 positions per row), 0.4 mm pitch, 3.0 mm mating height, high speed-capable connector set provides access to additional SOM I/O:
 - SOM board plug-type connector: HiRose DF40C-100DP-0.4V(51)
 - **Carrier board receptacle-type connector: HiRose DF40HC(3.0)-100DS-0.4V(58)**

This connector set was chosen for its high density, compact size, ease of procurement, and low cost. With the MXM card edge connector, a physical socket component is only required on the carrier board. The connector set allows the MitySOM-AM57 module to lay flat, parallel to the carrier board surface with a 3.0 mm board-to-board distance. The mounting method is similar to installation of expansion memory and interface cards into compact equipment like laptop computers.

2.1 MXM Card-edge Compatibility

The MXM interface, consisting of a set of card edge-placed "gold finger" pads on top and bottom sides of a plug-in board, and a mating receptacle connector on a host or carrier board, was developed for PCI Express (PCIe) graphic adapter cards which install onto PC motherboards -- similar to memory expansion cards using an SO-DIMM card edge connector. **Please note that the MitySOM-AM57 is NOT electrically compatible with the PCIe socket standard**, and intermixing modules/sockets from the two standards would very likely cause permanent damage to one or both sides of the interface.

The MitySOM-AM57 shall only be installed into a board which is designed for compatibility with the SOM's pin-out and electrical characteristics.

Standard MXM connector footprints have the following characteristics which are not compatible with the MitySOM-AM57 pin-out and must be designed out of a Carrier Board PCB footprint:

Common PCB pad is shared for these pin groups:

- E1[1:9], E2[1:9], E3[2:10], E4[2:10],
- Pins [1, 3, 5, 7, 9]; pins [11, 13, 15, 17]; pins [279, 281]

PCB pads are not provided for these pin positions:

- E1-10, E2-10, E3-1 and E4-1 (from legacy 310-position connector design);

Total PCB pad calculation: 281 numbered pins **minus** 7 "key" deletions **plus** 40 E-pins **equals** 314 pads.

The carrier board footprint for the MXM-style card edge receptacle compatible with the MitySOM-AM57 must provide individual PCB pads for all 314 available connector pins. Developers of carrier board designs may request SOM and MXM connector footprints from Critical Link which are compatible with Altium Designer.

For backward compatibility with legacy 310-pin connectors, Critical Link recommends defining pins E1-10, E2-10, E3-1 and E4-1 as “no connects” in the carrier board design. These pins have no connections on the MitySOM-AM57 module.

2.2 MitySOM-AM57 Pin-out

Table 1 and 2 contains a summary of the MitySOM-AM57 connector pin mapping which includes:

- Connector pin assignment
- Voltage domains
- AM57XX ball location for signals which directly connect with Carrier board
- Signal Types for each pin. Notes:
 - ‘MFIO’ (multi-function I/O) signal types: pin multiplexing (PINMUX) utility, sourced from Texas Instruments, must be utilized to configure valid combinations of peripheral devices. Not all combinations are supported. Except for MMC pins (+3.3 V), MFIO signals are +1.8 V logic.
 - ‘PWR’ and ‘GND’ types are reserved for power and ground
 - ‘FF’ (fixed function) and ‘PMIO’ (power management I/O) signal types have dedicated SOM functions and shall not be re-assigned. Most signals in these groups have interface-specific voltage characteristics.
 - Table 1 (card edge connector): **Red** shaded rows: reserved for other SOM functions; do not reassign
 - Table 2 (100-pin connector set): see legend for colored row restrictions
 - ‘NC’ and ‘KEY’ pin types have no connection on AM57 SOM.
- Signal Options for each pin: Refer to manufacturer documentation for descriptions of the various peripheral choices, pin functions and valid pin multiplex (PINMUX) settings. This documentation includes:
 - AM57x device datasheet
 - AM57x Technical Reference Manual
 - PINMUX utility

Table 1: MitySOM-AM57 Card-edge (J1) Pin-out

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|------------------|------------------|
| 1 | NC | - | - | | | | | | | | | | | | | |
| 2 | NC | - | - | | | | | | | | | | | | | |
| 3 | NC | - | - | | | | | | | | | | | | | |
| 4 | NC | - | - | | | | | | | | | | | | | |
| 5 | NC | - | - | | | | | | | | | | | | | |
| 6 | NC | - | - | | | | | | | | | | | | | |
| 7 | NC | - | - | | | | | | | | | | | | | |
| 8 | GND | | - | GND | | | | | | | | | | | | |
| 9 | NC | - | - | | | | | | | | | | | | | |
| 10 | NC | - | - | | | | | | | | | | | | | |
| 11 | NC | - | - | | | | | | | | | | | | | |
| 12 | NC | - | - | | | | | | | | | | | | | |
| 13 | GND | | - | GND | | | | | | | | | | | | |
| 14 | NC | - | - | | | | | | | | | | | | | |
| 15 | NC | - | - | | | | | | | | | | | | | |
| 16 | NC | - | - | | | | | | | | | | | | | |
| 17 | NC | - | - | | | | | | | | | | | | | |
| 18 | NC | - | - | | | | | | | | | | | | | |
| 19 | NC | - | - | | | | | | | | | | | | | |
| 20 | NC | - | - | | | | | | | | | | | | | |
| 21 | NC | - | - | | | | | | | | | | | | | |
| 22 | NC | - | - | | | | | | | | | | | | | |
| 23 | NC | - | - | | | | | | | | | | | | | |
| 24 | NC | - | - | | | | | | | | | | | | | |
| 25 | NC | - | - | | | | | | | | | | | | | |
| 26 | GND | | - | GND | | | | | | | | | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|-----------------|-----------------|-----------------|-----------------|-------------------|-----------------|-----------------------------|-----------------|-----------------|------------------|------------------|------------------|------------------|
| 27 | NC | - | - | | | | | | | | | | | | | |
| 28 | NC | - | - | | | | | | | | | | | | | |
| 29 | NC | - | - | | | | | | | | | | | | | |
| 30 | NC | - | - | | | | | | | | | | | | | |
| 31 | GND | | - | GND | | | | | | | | | | | | |
| 32 | NC | - | - | | | | | | | | | | | | | |
| 33 | NC | - | - | | | | | | | | | | | | | |
| 34 | NC | - | - | | | | | | | | | | | | | |
| 35 | NC | - | - | | | | | | | | | | | | | |
| 36 | MFIO | 1.8 | E9 | vout1_d4 | emu6 | vin4a_d20 | vin3a_d20 | obs2 | obs18 | pr1_ecap0_ecap_capin_apwm_o | pr2_pru0_g pi1 | pr2_pru0_g po1 | gpio8_4 | | | |
| 37 | NC | - | - | | | | | | | | | | | | | |
| 38 | MFIO | 1.8 | F9 | vout1_d5 | emu7 | vin4a_d21 | vin3a_d21 | obs3 | obs19 | pr2_edc_lat ch0_in | pr2_pru0_g pi2 | pr2_pru0_g po2 | gpio8_5 | | | |
| 39 | NC | - | - | | | | | | | | | | | | | |
| 40 | MFIO | 1.8 | F8 | vout1_d6 | emu8 | vin4a_d22 | vin3a_d22 | obs4 | obs20 | pr2_edc_lat ch1_in | pr2_pru0_g pi3 | pr2_pru0_g po3 | gpio8_6 | | | |
| 41 | MFIO | 1.8 | F11 | vout1_d0 | uart5_rxd | vin4a_d16 | vin3a_d16 | spi3_cs2 | pr1_uart0_cts_n | pr2_pru1_g pi18 | pr2_pru1_g po18 | gpio8_0 | | | | |
| 42 | MFIO | 1.8 | E7 | vout1_d7 | emu9 | vin4a_d23 | vin3a_d23 | pr2_edc_sync0_out | pr2_pru0_g pi4 | pr2_pru0_g po4 | gpio8_7 | | | | | |
| 43 | MFIO | 1.8 | G10 | vout1_d1 | uart5_bxd | vin4a_d17 | vin3a_d17 | pr1_uart0_rts_n | pr2_pru1_g pi19 | pr2_pru1_g po19 | gpio8_1 | | | | | |
| 44 | GND | | - | GND | | | | | | | | | | | | |
| 45 | MFIO | 1.8 | F10 | vout1_d2 | emu2 | vin4a_d18 | vin3a_d18 | obs0 | obs16 | obs_irq1 | pr1_uart0_rxd | pr2_pru1_g pi20 | pr2_pru1_g po20 | gpio8_2 | | |
| 46 | MFIO | 1.8 | A5 | vout1_d12 | emu11 | vin4a_d12 | vin3a_d12 | obs7 | obs23 | pr2_uart0_rts_n | pr2_pru0_g pi9 | pr2_pru0_g po9 | gpio8_12 | | | |
| 47 | MFIO | 1.8 | G11 | vout1_d3 | emu5 | vin4a_d19 | vin3a_d19 | obs1 | obs17 | obs_dmarq1 | pr1_uart0_txd | pr2_pru0_g pi0 | pr2_pru0_g po0 | gpio8_3 | | |
| 48 | MFIO | 1.8 | C6 | vout1_d13 | emu12 | vin4a_d13 | vin3a_d13 | obs8 | obs24 | pr2_uart0_rxd | pr2_pru0_g pi10 | pr2_pru0_g po10 | gpio8_13 | | | |
| 49 | GND | | - | GND | | | | | | | | | | | | |
| 50 | MFIO | 1.8 | C8 | vout1_d14 | emu13 | vin4a_d14 | vin3a_d14 | obs9 | obs25 | pr2_uart0_txd | pr2_pru0_g pi11 | pr2_pru0_g po11 | gpio8_14 | | | |
| 51 | MFIO | 1.8 | E8 | vout1_d8 | uart6_rxd | vin4a_d8 | vin3a_d8 | pr2_edc_sync1_out | pr2_pru0_g pi5 | pr2_pru0_g po5 | gpio8_8 | | | | | |
| 52 | MFIO | 1.8 | C7 | vout1_d15 | emu14 | vin4a_d15 | vin3a_d15 | obs10 | obs26 | pr2_ecap0_ecap_capin_apwm_o | pr2_pru0_g pi12 | pr2_pru0_g po12 | gpio8_15 | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|-----------------|-----------------|-----------------|-----------------|-------------------|--------------------|--------------------|--------------------|-----------------|------------------|------------------|------------------|------------------|
| 53 | MFIO | 1.8 | D9 | vout1_d9 | uart6_txd | vin4a_d9 | vin3a_d9 | pr2_edio_latch_in | pr2_pru0_gpi6 | pr2_pru0_gpi6 | gpio8_9 | | | | | |
| 54 | MFIO | 1.8 | C9 | vout1_d20 | emu16 | vin4a_d4 | vin3a_d4 | obs13 | obs29 | pr2_edio_data_in4 | pr2_edio_data_out4 | pr2_pru0_gpi17 | pr2_pru0_gpi17 | gpio8_20 | | |
| 55 | MFIO | 1.8 | D7 | vout1_d10 | emu3 | vin4a_d10 | vin3a_d10 | obs5 | obs21 | obs_irq2 | pr2_edio_sof | pr2_pru0_gpi7 | pr2_pru0_gpi7 | gpio8_10 | | |
| 56 | MFIO | 1.8 | A9 | vout1_d21 | emu17 | vin4a_d5 | vin3a_d5 | obs14 | obs30 | pr2_edio_data_in5 | pr2_edio_data_out5 | pr2_pru0_gpi18 | pr2_pru0_gpi18 | gpio8_21 | | |
| 57 | MFIO | 1.8 | D8 | vout1_d11 | emu10 | vin4a_d11 | vin3a_d11 | obs6 | obs22 | obs_dmarq2 | pr2_uart0_cts_n | pr2_pru0_gpi8 | pr2_pru0_gpi8 | gpio8_11 | | |
| 58 | MFIO | 1.8 | B9 | vout1_d22 | emu18 | vin4a_d6 | vin3a_d6 | obs15 | obs31 | pr2_edio_data_in6 | pr2_edio_data_out6 | pr2_pru0_gpi19 | pr2_pru0_gpi19 | gpio8_22 | | |
| 59 | MFIO | 1.8 | B7 | vout1_d16 | uart7_rxd | vin4a_d0 | vin3a_d0 | pr2_edio_data_in0 | pr2_edio_data_out0 | pr2_pru0_gpi13 | pr2_pru0_gpi13 | gpio8_16 | | | | |
| 60 | MFIO | 1.8 | A10 | vout1_d23 | emu19 | vin4a_d7 | vin3a_d7 | spi3_cs3 | pr2_edio_data_in7 | pr2_edio_data_out7 | pr2_pru0_gpi20 | pr2_pru0_gpi20 | gpio8_23 | | | |
| 61 | MFIO | 1.8 | B8 | vout1_d17 | uart7_txd | vin4a_d1 | vin3a_d1 | pr2_edio_data_in1 | pr2_edio_data_out1 | pr2_pru0_gpi14 | pr2_pru0_gpi14 | gpio8_17 | | | | |
| 62 | GND | | - | GND | | | | | | | | | | | | |
| 63 | MFIO | 1.8 | A7 | vout1_d18 | emu4 | vin4a_d2 | vin3a_d2 | obs11 | obs27 | pr2_edio_data_in2 | pr2_edio_data_out2 | pr2_pru0_gpi15 | pr2_pru0_gpi15 | gpio8_18 | | |
| 64 | MFIO | 1.8 | B11 | vout1_fld | vin4a_clk0 | vin3a_clk0 | spi3_cs1 | gpio4_21 | | | | | | | | |
| 65 | MFIO | 1.8 | A8 | vout1_d19 | emu15 | vin4a_d3 | vin3a_d3 | obs12 | obs28 | pr2_edio_data_in3 | pr2_edio_data_out3 | pr2_pru0_gpi16 | pr2_pru0_gpi16 | gpio8_19 | | |
| 66 | NC | - | - | | | | | | | | | | | | | |
| 67 | GND | | - | GND | | | | | | | | | | | | |
| 68 | MFIO | 1.8 | N2 | gpmc_wait0 | gpio2_28 | | | | | | | | | | | |
| 69 | MFIO | 1.8 | P2 | gpmc_cs2 | qspi1_cs0 | gpio2_20 | | | | | | | | | | |
| 70 | NC | - | - | | | | | | | | | | | | | |
| 71 | NC | - | - | | | | | | | | | | | | | |
| 72 | MFIO | 1.8 | M6 | gpmc_ad0 | vin3a_d0 | vout3_d0 | gpio1_6 | sysboot0 (1) | | | | | | | | |
| 73 | MFIO | 1.8 | L5 | gpmc_ad2 | vin3a_d2 | vout3_d2 | gpio1_8 | sysboot2 (1) | | | | | | | | |
| 74 | MFIO | 1.8 | M2 | gpmc_ad1 | vin3a_d1 | vout3_d1 | gpio1_7 | sysboot1 (1) | | | | | | | | |
| 75 | MFIO | 1.8 | L6 | gpmc_ad4 | vin3a_d4 | vout3_d4 | gpio1_10 | sysboot4 (1) | | | | | | | | |
| 76 | MFIO | 1.8 | M1 | gpmc_ad3 | vin3a_d3 | vout3_d3 | gpio1_9 | sysboot3 (1) | | | | | | | | |
| 77 | MFIO | 1.8 | L3 | gpmc_ad6 | vin3a_d6 | vout3_d6 | gpio1_12 | sysboot6 (1) | | | | | | | | |
| 78 | MFIO | 1.8 | L4 | gpmc_ad5 | vin3a_d5 | vout3_d5 | gpio1_11 | sysboot5 (1) | | | | | | | | |
| 79 | MFIO | 1.8 | L1 | gpmc_ad8 | vin3a_d8 | vout3_d8 | gpio7_18 | sysboot8 (1) | | | | | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|-------------------|-----------------|------------------|------------------|------------------|-----------------|-------------------|---------------------|---------------------|--------------------|------------------|------------------|------------------|
| 80 | GND | - | - | GND | | | | | | | | | | | | |
| 81 | MFIO | 1.8 | J1 | gpmc_ad10 | vin3a_d10 | vout3_d10 | gpio7_28 | sysboot10 (1) | | | | | | | | |
| 82 | MFIO | 1.8 | L2 | gpmc_ad7 | vin3a_d7 | vout3_d7 | gpio1_13 | sysboot7 (1) | | | | | | | | |
| 83 | MFIO | 1.8 | H1 | gpmc_ad12 | vin3a_d12 | vout3_d12 | gpio1_18 | sysboot12 (1) | | | | | | | | |
| 84 | MFIO | 1.8 | K2 | gpmc_ad9 | vin3a_d9 | vout3_d9 | gpio7_19 | sysboot9 (1) | | | | | | | | |
| 85 | GND | - | - | GND | | | | | | | | | | | | |
| 86 | MFIO | 1.8 | J2 | gpmc_ad11 | vin3a_d11 | vout3_d11 | gpio7_29 | sysboot11 (1) | | | | | | | | |
| 87 | MFIO | 1.8 | J3 | gpmc_ad13 | vin3a_d13 | vout3_d13 | gpio1_19 | sysboot13 (1) | | | | | | | | |
| 88 | MFIO | 1.8 | H2 | gpmc_ad14 | vin3a_d14 | vout3_d14 | gpio1_20 | sysboot14 (1) | | | | | | | | |
| 89 | MFIO | 1.8 | H3 | gpmc_ad15 | vin3a_d15 | vout3_d15 | gpio1_21 | sysboot15 (1) | | | | | | | | |
| 90 | MFIO | 1.8 | N1 | gpmc_advn_a le | gpmc_cs6 | clkout2 | gpmc_wait1 | vin4a_vsync0 | gpmc_a2 | gpmc_a23 | timer3 | i2c3_sda | dma_evt2 | gpio2_23 | | |
| 91 | MFIO | 1.8 | M5 | gpmc_oen_re n | gpio2_24 | | | | | | | | | | | |
| 92 | MFIO | 1.8 | M4 | gpmc_ben1 | gpmc_cs5 | vin1b_de1 | vin3b_clk1 | gpmc_a3 | vin3b_fid1 | timer1 | dma_evt4 | gpio2_27 | | | | |
| 93 | MFIO | 1.8 | N6 | gpmc_ben0 | gpmc_cs4 | vin1b_hsyn c1 | vin3b_de1 | timer2 | dma_evt3 | gpio2_26 | | | | | | |
| 94 | MFIO | 1.8 | T1 | gpmc_cs0 | gpio2_19 | | | | | | | | | | | |
| 95 | MFIO | 1.8 | M3 | gpmc_wen | gpio2_25 | | | | | | | | | | | |
| 96 | MFIO | 1.8 | P7 | gpmc_clk | gpmc_cs7 | clkout1 | gpmc_wait1 | vin4a_hsync0 | vin4a_de0 | vin3b_clk1 | timer4 | i2c3_scl | dma_evt1 | gpio2_22 | | |
| 97 | NC | - | - | | | | | | | | | | | | | |
| 98 | GND | - | - | GND | | | | | | | | | | | | |
| 99 | MFIO | 1.8 | AB16 | Wakeup2 | sys_nirq2 | gpio1_2 | | | | | | | | | | |
| 100 | MFIO | 1.8 | U6 | RGMIIO_TXD 0 | RMIIO_RXD0 | MII0_RXD 0 | VIN2A_D10 | SPI4_CS0 | UART4_RT SN | PR1_MII0_ RXD0 | PR2_PRU1_ _GPI10 | PR2_PRU1_ _GPO10 | GPIO5_25 | | | |
| 101 | MFIO | 1.8 | D21 | nmin_dsp | | | | | | | | | | | | |
| 102 | MFIO | 1.8 | V6 | RGMIIO_TXD 1 | RMIIO_RXD1 | MII0_RXD 1 | VIN2A_VSY NC0 | VIN4B_VSYNC 1 | SPI4_D0 | UART4_CT SN | PR1_MII0_ RXD1 | PR2_PRU1_ _GPI9 | PR2_PRU1_ _GPO9 | GPIO5_24 | | |
| 103 | GND | - | - | GND | | | | | | | | | | | | |
| 104 | MFIO | 1.8 | U7 | RGMIIO_TXD 2 | RMIIO_RXER | MII0_RXE R | VIN2A_HSY NC0 | VIN4B_HSYNC 1 | SPI4_D1 | UART4_TX D | PR1_MII0_ RXER | PR2_PRU1_ _GPI8 | PR2_PRU1_ _GPO8 | GPIO5_23 | | |
| 105 | MFIO | 1.8 | Y1 | SPI3_D1 | UART3_TXD | RMI11_RX ER | MII0_RXCLK | VIN2A_D2 | VIN4B_D2 | SPI4_CS1 | PR1_MII_M R0_CLK | PR2_PRU1_ _GPI4 | PR2_PRU1_ _GPO4 | GPIO5_19 | | |
| 106 | MFIO | 1.8 | V7 | RGMIIO_TXD 3 | RMIIO_CRS | MII0_CRS | VIN2A_DE0 | VIN4B_DE1 | SPI4_SCLK | UART4_RX D | PR1_MII0_ CRS | PR2_PRU1_ _GPI7 | PR2_PRU1_ _GPO7 | GPIO5_22 | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|------------------|------------------|
| 107 | MFIO | 1.8 | V2 | SPI3_SCLK | UART3_RXD | RMI11_CR S | MII0_RXDV | VIN2A_D1 | VIN4B_D1 | PR1_MII0_RXDV | PR2_PRU1_GPI3 | PR2_PRU1_GPO3 | GPIO5_18 | | | |
| 108 | MFIO | 1.8 | W9 | RGMII0_TXC | UART3_CTS N | RMI11_RX D1 | MII0_RXD3 | VIN2A_D3 | VIN4B_D3 | SPI3_D0 | SPI4_CS2 | PR1_MII0_RXD3 | PR2_PRU1_GPI5 | PR2_PRU1_GPO5 | GPIO5_20 | |
| 109 | MFIO | 1.8 | Y9 | MMC1_SDWP | UART6_TXD | I2C4_SCL | GPIO6_28 | | | | | | | | | |
| 110 | MFIO | 1.8 | V9 | RGMII0_TXC TL | UART3_RTS N | RMI11_RX D0 | MII0_RXD2 | VIN2A_D4 | VIN4B_D4 | SPI3_CS0 | SPI4_CS3 | PR1_MII0_RXD2 | PR2_PRU1_GPI6 | PR2_PRU1_GPO6 | GPIO5_21 | |
| 111 | MFIO | 1.8 | C14 | PR2_MDIO_MDCLK | MCASP1_A CLKX | VIN6A_FL D0 | I2C3_SDA | PR2_PRU1_GPI7 | PR2_PRU1_GPO7 | GPIO7_31 | | | | | | |
| 112 | GND | - | - | GND | | | | | | | | | | | | |
| 113 | MFIO | 1.8 | D14 | PR2_MDIO_D ATA | MCASP1_FS X | VIN6A_DE 0 | I2C3_SCL | GPIO7_30 | | | | | | | | |
| 114 | MFIO | 1.8 | V4 | RGMII0_RXD 3 | RMI11_TXD0 | MII0_TXD2 | VIN2A_D7 | VIN4B_D7 | PR1_MII0_TXD2 | PR2_PRU1_GPI13 | PR2_PRU1_GPO13 | GPIO5_28 | | | | |
| 115 | MFIO | 1.8 | G16 | UART4_RXD | MCASP4_AX R0 | SPI3_D0 | UART8_CTS N | VOUT2_D18 | VIN4A_D18 | VIN5A_D13 | | | | | | |
| 116 | MFIO | 1.8 | V3 | RGMII0_RXD 2 | RMI10_TXEN | MII0_TXE N | VIN2A_D8 | PR1_MII0_TXE N | PR2_PRU1_GPI14 | PR2_PRU1_GPO14 | GPIO5_29 | | | | | |
| 117 | MFIO | 1.8 | E12 | MCASP4_AX R2 | MCASP1_AX R4 | VOUT2_D 4 | VIN4A_D4 | GPIO5_6 | | | | | | | | |
| 118 | MFIO | 1.8 | Y2 | RGMII0_RXD 1 | RMI10_TXD1 | MII0_TXD1 | VIN2A_D9 | PR1_MII0_TXD 1 | PR2_PRU1_GPI15 | PR2_PRU1_GPO15 | GPIO5_30 | | | | | |
| 119 | MFIO | 1.8 | D17 | MCASP4_AX R1 | SPI3_CS0 | UART8_R TSN | UART4_TXD | VOUT2_D19 | VIN4A_D19 | VIN5A_D12 | PR2_PRU1_GPI0 | PR2_PRU1_GPO0 | | | | |
| 120 | MFIO | 1.8 | W2 | RGMII0_RXD 0 | RMI10_TXD0 | MII0_TXD0 | VIN2A_FLD0 | VIN4B_FLD1 | PR1_MII0_TXD0 | PR2_PRU1_GPI16 | PR2_PRU1_GPO16 | GPIO5_31 | | | | |
| 121 | MFIO | 1.8 | C18 | MCASP4_ACLKX | MCASP4_A CLKR | SPI3_SCL K | UART8_RXD | I2C4_SDA | VOUT2_D1 6 | VIN4A_D16 | VIN5A_D15 | | | | | |
| 122 | MFIO | 1.8 | V5 | RGMII0_RXC TL | RMI11_TXD1 | MII0_TXD3 | VIN2A_D6 | VIN4B_D6 | PR1_MII0_TXD3 | PR2_PRU1_GPI12 | PR2_PRU1_GPO12 | GPIO5_27 | | | | |
| 123 | MFIO | 1.8 | A21 | MCASP4_FS X | MCASP4_FS R | SPI3_D1 | UART8_TXD | I2C4_SCL | VOUT2_D1 7 | VIN4A_D17 | VIN5A_D14 | | | | | |
| 124 | MFIO | 1.8 | U5 | RGMII0_RXC | RMI11_TXEN | MII0_TXCL K | VIN2A_D5 | VIN4B_D5 | PR1_MII0_T0_CLK | PR2_PRU1_GPI11 | PR2_PRU1_GPO11 | GPIO5_26 | | | | |
| 125 | MFIO | 1.8 | - | PMIC_GPIO4 | | | | | | | | | | | | |
| 126 | KEY | - | - | | | | | | | | | | | | | |
| 127 | KEY | - | - | | | | | | | | | | | | | |
| 128 | KEY | - | - | | | | | | | | | | | | | |
| 129 | KEY | - | - | | | | | | | | | | | | | |
| 130 | KEY | - | - | | | | | | | | | | | | | |
| 131 | KEY | - | - | | | | | | | | | | | | | |
| 132 | KEY | - | - | | | | | | | | | | | | | |
| 133 | GND | - | - | GND | | | | | | | | | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|-----------------|-----------------|-----------------|-----------------|-----------------|-------------------|------------------|-------------------|-----------------|------------------|------------------|------------------|------------------|
| 134 | GND | - | - | GND | | | | | | | | | | | | |
| 135 | MFIO | 1.8 | J7 | MMC2_CLK | GPMC_A23 | GPMC_A17 | VIN4A_FLD0 | VIN3B_D4 | GPIO2_13 | | | | | | | |
| 136 | MFIO | 1.8 | D6 | RGMII1_TXD0 | VIN2A_D17 | VIN2B_D6 | VOUT2_D6 | VIN3A_D9 | MII1_TXD2 | EHRPWM3A | PR1_MII1_RXD2 | PR1_PRU1_GPI14 | PR1_PRU1_GPO14 | GPIO4_25 | | |
| 137 | MFIO | 1.8 | H6 | MMC2_CMD | GPMC_CS1 | GPMC_A22 | VIN4A_DE0 | VIN3B_VSYNC1 | GPIO2_18 | | | | | | | |
| 138 | MFIO | 1.8 | B2 | RGMII1_TXD1 | VIN2A_D16 | VIN2B_D7 | VOUT2_D7 | VIN3A_D8 | MII1_TXD1 | EQEP3_STROBE | PR1_MII1_RXD3 | PR1_PRU1_GPI13 | PR1_PRU1_GPO13 | GPIO4_24 | | |
| 139 | MFIO | 1.8 | J4 | MMC2_DAT0 | GPMC_A24 | GPMC_A18 | VIN3B_D5 | GPIO2_14 | | | | | | | | |
| 140 | MFIO | 1.8 | C4 | RGMII1_TXD2 | VIN2A_D15 | VOUT2_D8 | MII1_TXD0 | EQEP3_INDEX | PR1_MII1_RXDV | PR1_PRU1_GPI12 | PR1_PRU1_GPO12 | GPIO4_16 | | | | |
| 141 | MFIO | 1.8 | J6 | MMC2_DAT1 | GPMC_A25 | GPMC_A19 | VIN3B_D6 | GPIO2_15 | | | | | | | | |
| 142 | MFIO | 1.8 | C3 | RGMII1_TXD3 | VIN2A_D14 | VOUT2_D9 | MII1_TXCLK | EQEP3B_IN | PR1_MII1_CLK | PR1_PRU1_GPI11 | PR1_PRU1_GPO11 | GPIO4_15 | | | | |
| 143 | MFIO | 1.8 | H4 | MMC2_DAT2 | GPMC_A26 | GPMC_A20 | VIN3B_D7 | GPIO2_16 | | | | | | | | |
| 144 | MFIO | 1.8 | D5 | RGMII1_TXC | VIN2A_D12 | VOUT2_D11 | MII1_RXCLK | KBD_COL8 | ECAP2_IN_PWM2_OUT | PR1_MII1_TXD1 | PR1_PRU1_GPI9 | PR1_PRU1_GPO9 | GPIO4_13 | | | |
| 145 | MFIO | 1.8 | H5 | MMC2_DAT3 | GPMC_A27 | GPMC_A21 | VIN3B_HSYNC1 | GPIO2_17 | | | | | | | | |
| 146 | MFIO | 1.8 | C2 | RGMII1_TXCTL | VIN2A_D13 | VOUT2_D10 | MII1_RXDV | KBD_ROW8 | EQEP3A_IN | PR1_MII1_TXD0 | PR1_PRU1_GPI10 | PR1_PRU1_GPO10 | GPIO4_14 | | | |
| 147 | MFIO | 1.8 | K7 | GPMC_A19 | MMC2_DAT4 | GPMC_A13 | VIN4A_D12 | VIN3B_D0 | GPIO2_9 | | | | | | | |
| 148 | GND | - | - | GND | | | | | | | | | | | | |
| 149 | MFIO | 1.8 | M7 | GPMC_A20 | MMC2_DAT5 | GPMC_A14 | VIN4A_D13 | VIN3B_D1 | GPIO2_10 | | | | | | | |
| 150 | MFIO | 1.8 | B3 | RGMII1_RXD3 | VIN2A_D20 | VIN2B_D3 | VOUT2_D3 | VIN3A_DE0 | VIN3A_D12 | MII1_RXER | ECAP3_IN_PWM3_OUT | PR1_MII1_RXER | PR1_PRU1_GPI17 | PR1_PRU1_GPO17 | GPIO4_28 | |
| 151 | MFIO | 1.8 | J5 | GPMC_A21 | MMC2_DAT6 | GPMC_A15 | VIN4A_D14 | VIN3B_D2 | GPIO2_11 | | | | | | | |
| 152 | MFIO | 1.8 | B4 | RGMII1_RXD2 | VIN2A_D21 | VIN2B_D2 | VOUT2_D2 | VIN3A_FLD0 | VIN3A_D13 | MII1_COL | PR1_MII1_RXLINK | PR1_PRU1_GPI18 | PR1_PRU1_GPO18 | GPIO4_29 | | |
| 153 | MFIO | 1.8 | K6 | GPMC_A22 | MMC2_DAT7 | GPMC_A16 | VIN4A_D15 | VIN3B_D3 | GPIO2_12 | | | | | | | |
| 154 | MFIO | 1.8 | B5 | RGMII1_RXD1 | VIN2A_D22 | VIN2B_D1 | VOUT2_D1 | VIN3A_HSYNC0 | VIN3A_D14 | MII1_CRS | PR1_MII1_COL | PR1_PRU1_GPI19 | PR1_PRU1_GPO19 | GPIO4_30 | | |
| 155 | GND | - | - | GND | | | | | | | | | | | | |
| 156 | MFIO | 1.8 | A4 | RGMII1_RXD0 | VIN2A_D23 | VIN2B_D0 | VOUT2_D0 | VIN3A_VSYNC0 | VIN3A_D15 | MII1_TXEN | PR1_MII1_CRS | PR1_PRU1_GPI20 | PR1_PRU1_GPO20 | GPIO4_31 | | |
| 157 | MFIO | 1.8 | U3 | GPIO5_17 | RMII_MHZ_50_CLK | VIN2A_D11 | PR2_PRU1_GPI2 | PR2_PRU1_GPO2 | | | | | | | | |
| 158 | MFIO | 1.8 | A3 | RGMII1_RXCTL | VIN2A_D19 | VIN2B_D4 | VOUT2_D4 | VIN3A_D11 | MII1_TXER | EHRPWM3_TRIPZ_IN | PR1_MII1_RXD0 | PR1_PRU1_GPI16 | PR1_PRU1_GPO16 | GPIO4_27 | | |
| 159 | MFIO | 1.8 | U4 | MDIO_D | UART3_CTSN | MII0_TXER | VIN2A_D0 | VIN4B_D0 | PR1_MII0_RXLINK | PR2_PRU1_GPI1 | PR2_PRU1_GPO1 | GPIO5_16 | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------------|-----------------|-----------------|------------------|------------------|------------------|------------------|
| 160 | MFIO | 1.8 | C5 | RGMII1_RXC | VIN2A_D18 | VIN2B_D5 | VOUT2_D5 | VIN3A_D10 | MII1_TXD3 | EHRPWM3_B | PR1_MII1_RXD1 | PR1_PRU1_GPI15 | PR1_PRU1_GPO15 | GPIO4_26 | | |
| 161 | MFIO | 1.8 | V1 | MDIO_MCLK | UART3_RTSN | MII0_COL | VIN2A_CLK0 | VIN4B_CLK1 | PR1_MII0_COL | PR2_PRU1_GPI0 | PR2_PRU1_GPO0 | GPIO5_15 | | | | |
| 162 | GND | - | - | GND | | | | | | | | | | | | |
| 163 | MFIO | 3.3 | W7 | MMC1_SDCD | UART6_RXD | I2C4_SDA | GPIO6_27 | | | | | | | | | |
| 164 | MFIO | 1.8 | AC9 | PR2_MII1_MR1_CLK | MMC3_DAT2 | SPI3_CS0 | UART5_CTSN | VIN2B_D3 | VIN5A_D3 | EQEP3_IN_DEX | PR2_PRU0_GPI6 | PR2_PRU0_GPO6 | GPIO7_1 | | | |
| 165 | MFIO | 3.3 | W6 | MMC1_CLK | GPIO6_21 | | | | | | | | | | | |
| 166 | MFIO | 1.8 | AC3 | PR2_MII1_RXDV | MMC3_DAT3 | SPI3_CS1 | UART5_RTSN | VIN2B_D2 | VIN5A_D2 | EQEP3_STROBE | PR2_PRU0_GPI7 | PR2_PRU0_GPO7 | GPIO7_2 | | | |
| 167 | MFIO | 3.3 | Y6 | MMC1_CMD | GPIO6_22 | | | | | | | | | | | |
| 168 | MFIO | 1.8 | E17 | PR2_MII1_CRS | XREF_CLK1 | MCASP2_AXR9 | MCASP1_AXR5 | MCASP2_AHCLKX | MCASP6_AHCLKX | VIN6A_CLK0 | TIMER14 | PR2_PRU1_GPI6 | PR2_PRU1_GPO6 | GPIO6_18 | | |
| 169 | MFIO | 3.3 | Y3 | MMC1_DAT3 | GPIO6_26 | | | | | | | | | | | |
| 170 | MFIO | 1.8 | B19 | PR2_MII1_RXER | MCASP3_AXR0 | MCASP2_AXR14 | UART7_CTSN | UART5_RXD | VIN6A_D1 | PR2_PRU0_GPI14 | PR2_PRU0_GPO14 | | | | | |
| 171 | MFIO | 3.3 | AA5 | MMC1_DAT2 | GPIO6_25 | | | | | | | | | | | |
| 172 | MFIO | 1.8 | D18 | PR2_MII1_COL | XREF_CLK0 | MCASP2_AXR8 | MCASP1_AXR4 | MCASP1_AHCLKX | MCASP5_AHCLKX | VIN6A_D0 | HDQ0 | CLKOUT2 | TIMER13 | PR2_PRU1_GPI5 | PR2_PRU1_GPO5 | GPIO6_17 |
| 173 | MFIO | 3.3 | Y4 | MMC1_DAT1 | GPIO6_24 | | | | | | | | | | | |
| 174 | MFIO | 1.8 | AB5 | PR2_MII1_RXD0 | MMC3_DAT7 | SPI4_CS0 | UART10_RTSN | VIN2B_CLK1 | VIN5A_VSYN0 | ECAP3_IN_PWM3_OUTPUT | PR2_PRU0_GPI11 | PR2_PRU0_GPO11 | GPIO1_25 | | | |
| 175 | MFIO | 3.3 | AA6 | MMC1_DAT0 | GPIO6_23 | | | | | | | | | | | |
| 176 | MFIO | 1.8 | AB8 | PR2_MII1_RXD1 | MMC3_DAT6 | SPI4_D0 | UART10_CTSN | VIN2B_DE1 | VIN5A_HSYN0 | EHRPWM3_TRIPZ_IN | PR2_PRU0_GPI10 | PR2_PRU0_GPO10 | GPIO1_24 | | | |
| 177 | GND | - | - | GND | | | | | | | | | | | | |
| 178 | MFIO | 1.8 | AD6 | PR2_MII1_RXD2 | MMC3_DAT5 | SPI4_D1 | UART10_TXD | VIN2B_D0 | VIN5A_D0 | EHRPWM3_B | PR2_PRU0_GPI9 | PR2_PRU0_GPO9 | GPIO1_23 | | | |
| 179 | MFIO | 1.8 | P4 | GPMC_A12 | VIN4A_CLK0 | GPMC_A0 | VIN4B_FLD1 | TIMER8 | SPI4_CS1 | DMA_EVT1 | GPIO2_2 | | | | | |
| 180 | MFIO | 1.8 | AC8 | PR2_MII1_RXD3 | MMC3_DAT4 | SPI4_SCLK | UART10_RXD | VIN2B_D1 | VIN5A_D1 | EHRPWM3_A | PR2_PRU0_GPI8 | PR2_PRU0_GPO8 | GPIO1_22 | | | |
| 181 | MFIO | 1.8 | N9 | GPMC_A10 | VIN3A_DE0 | VOUT3_DE | VIN4B_CLK1 | TIMER10 | SPI4_D0 | GPIO2_0 | | | | | | |
| 182 | MFIO | 1.8 | C17 | PR2_MII1_RXLINK | MCASP3_AXR1 | MCASP2_AXR15 | UART7_RTSN | UART5_TXD | VIN6A_D0 | VIN5A_FLD0 | PR2_PRU0_GPI15 | PR2_PRU0_GPO15 | | | | |
| 183 | MFIO | 1.8 | P9 | GPMC_A11 | VIN3A_FLD0 | VOUT3_FLD | VIN4A_FLD0 | VIN4B_DE1 | TIMER9 | SPI4_CS0 | GPIO2_1 | | | | | |
| 184 | MFIO | 1.8 | AC5 | PR2_MII1_MT1_CLK | GPIO6_10 | MDIO_MCLK | I2C3_SDA | VIN2B_HSYN1 | VIN5A_CLK0 | EHRPWM2_A | PR2_PRU0_GPI0 | PR2_PRU0_GPO0 | GPIO6_10 | | | |
| 185 | MFIO | 1.8 | P6 | I2C5_SCL | GPMC_A4 | QSPI1_CS3 | VIN3A_D20 | VOUT3_D20 | VIN4A_D4 | VIN4B_D4 | UART6_RXD | GPIO1_26 | | | | |
| 186 | MFIO | 1.8 | AB4 | PR2_MII1_TXEN | GPIO6_11 | MDIO_D | I2C3_SCL | VIN2B_VSYN1 | VIN5A_DE0 | EHRPWM2_B | PR2_PRU0_GPI1 | PR2_PRU0_GPO1 | GPIO6_11 | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|------------------|-----------------|-----------------|-----------------|-------------------|--------------------|-----------------|-----------------|-----------------|------------------|------------------|------------------|------------------|
| 187 | MFIO | 1.8 | P5 | GPMC_A7 | VIN3A_D23 | VOUT3_D23 | VIN4A_D7 | VIN4B_D7 | UART8_TXD | UART6_RT SN | GPIO1_29 | | | | | |
| 188 | MFIO | 1.8 | AC6 | PR2_MII1_TXD0 | MMC3_DAT1 | SPI3_D0 | UART5_TXD | VIN2B_D4 | VIN5A_D4 | EQEP3B_I N | PR2_PRU0_GPI5 | PR2_PRU0_GPO5 | GPIO7_0 | | | |
| 189 | MFIO | 1.8 | G20 | DCAN1_TX | UART8_RXD | MMC2_SD CD | HDMI1_HPD | GPIO1_14 | | | | | | | | |
| 190 | MFIO | 1.8 | AC7 | PR2_MII1_TXD1 | MMC3_DAT0 | SPI3_D1 | UART5_RXD | VIN2B_D5 | VIN5A_D5 | EQEP3A_I N | PR2_PRU0_GPI4 | PR2_PRU0_GPO4 | GPIO6_31 | | | |
| 191 | MFIO | 1.8 | G19 | DCAN1_RX | UART8_TXD | MMC2_SD WP | SATA1_LED | HDMI1_CEC | GPIO1_15 | | | | | | | |
| 192 | MFIO | 1.8 | AC4 | PR2_MII1_TXD2 | MMC3_CMD | SPI3_SCL K | VIN2B_D6 | VIN5A_D6 | ECAP2_IN_PWM2_0 UT | PR2_PRU0_GPI3 | PR2_PRU0_GPO3 | GPIO6_30 | | | | |
| 193 | MFIO | 1.8 | F20 | UART10_TXD | GPIO6_15 | MCASP1_AXR9 | DCAN2_RX | VOUT2_VSYN C | VIN4A_VS YNC0 | I2C3_SCL | TIMER2 | GPIO6_15 | | | | |
| 194 | MFIO | 1.8 | AD4 | PR2_MII1_TXD3 | MMC3_CLK | VIN2B_D7 | VIN5A_D7 | EHRPWM2_TR IPZ_IN | PR2_PRU0_GPI2 | PR2_PRU0_GPO2 | GPIO6_29 | | | | | |
| 195 | MFIO | 1.8 | G17 | SPI2_D0 | UART3_CTS N | UART5_R XD | GPIO7_16 | | | | | | | | | |
| 196 | GND | - | - | GND | | | | | | | | | | | | |
| 197 | MFIO | 1.8 | E15 | MCASP2_ACLKR | MCASP8_AXR2 | VOUT2_D8 | VIN4A_D8 | | | | | | | | | |
| 198 | MFIO | 1.8 | A13 | PR2_MII0_MR0_CLK | MCASP1_AXR13 | MCASP7_AXR1 | VIN6A_D10 | TIMER10 | PR2_PRU1_GPI15 | PR2_PRU1_GPO15 | GPIO6_4 | | | | | |
| 199 | MFIO | 1.8 | F16 | SPI1_D1 | GPIO7_8 | | | | | | | | | | | |
| 200 | MFIO | 1.8 | G14 | PR2_MII0_RXDV | MCASP1_AXR14 | MCASP7_ACLKX | MCASP7_ACLKR | VIN6A_D9 | TIMER11 | PR2_PRU1_GPI16 | PR2_PRU1_GPO16 | GPIO6_5 | | | | |
| 201 | MFIO | 1.8 | C26 | UART1_TXD | MMC4_SDW P | GPIO7_23 | | | | | | | | | | |
| 202 | MFIO | 1.8 | B18 | PR2_MII0_CR S | MCASP3_ACLKX | MCASP3_ACLKR | MCASP2_AXR12 | UART7_RXD | VIN6A_D3 | PR2_PRU0_GPI12 | PR2_PRU0_GPO12 | GPIO5_13 | | | | |
| 203 | MFIO | 1.8 | T6 | GPMC_A2 | VIN3A_D18 | VOUT3_D18 | VIN4A_D2 | VIN4B_D2 | UART7_RXD | UART5_CTS N | GPIO7_5 | | | | | |
| 204 | MFIO | 1.8 | G12 | PR2_MII0_RXER | MCASP1_AXR0 | UART6_R XD | VIN6A_VS YNC0 | I2C5_SDA | PR2_PRU1_GPI8 | PR2_PRU1_GPO8 | GPIO5_2 | | | | | |
| 205 | MFIO | 1.8 | T7 | GPMC_A3 | QSPH1_CS2 | VIN3A_D19 | VOUT3_D19 | VIN4A_D3 | VIN4B_D3 | UART7_TXD | UART5_RT SN | GPIO7_6 | | | | |
| 206 | MFIO | 1.8 | F15 | PR2_MII0_C OL | MCASP3_FS X | MCASP3_FSR | MCASP2_AXR13 | UART7_TXD | VIN6A_D2 | PR2_PRU0_GPI13 | PR2_PRU0_GPO13 | GPIO5_14 | | | | |
| 207 | MFIO | 1.8 | R9 | I2C5_SDA | GPMC_A5 | VIN3A_D21 | VOUT3_D21 | VIN4A_D5 | VIN4B_D5 | UART6_TXD | GPIO1_27 | | | | | |
| 208 | MFIO | 1.8 | C15 | PR2_MII0_RXD0 | MCASP2_AXR2 | MCASP3_AXR2 | VIN6A_D5 | PR2_PRU0_GPI16 | PR2_PRU0_GPO16 | GPIO6_8 | | | | | | |
| 209 | MFIO | 1.8 | T9 | I2C4_SDA | GPMC_A1 | VIN3A_D17 | VOUT3_D17 | VIN4A_D1 | VIN4B_D1 | UART5_TXD | GPIO7_4 | | | | | |
| 210 | MFIO | 1.8 | A18 | PR2_MII0_RXD1 | MCASP2_FS X | VIN6A_D6 | PR2_PRU0_GPI19 | PR2_PRU0_GPO19 | | | | | | | | |
| 211 | MFIO | 1.8 | G13 | MCASP1_AXR2 | MCASP6_AXR2 | UART6_C TSN | VOUT2_D2 | VIN4A_D2 | GPIO5_4 | | | | | | | |
| 212 | MFIO | 1.8 | A19 | PR2_MII0_RXD2 | MCASP2_ACLKX | VIN6A_D7 | PR2_PRU0_GPI18 | PR2_PRU0_GPO18 | | | | | | | | |
| 213 | MFIO | 1.8 | J11 | MCASP1_AXR3 | MCASP6_AXR3 | UART6_R TSN | VOUT2_D3 | VIN4A_D3 | GPIO5_5 | | | | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|---------|-----------|--------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------------------|-----------------|--------------------|----------------------|------------------|------------------|------------------|
| 214 | MFIO | 1.8 | F14 | PR2_MII0_RX D3 | MCASP1_AX R15 | MCASP7_ FSX | MCASP7_FS R | VIN6A_D8 | TIMER12 | PR2_PRU0 _GPI20 | PR2_PRU0 _GPO20 | GPIO6_6 | | | | |
| 215 | MFIO | 1.8 | N7 | GPMC_A8 | VIN3A_HSY NC0 | VOUT3_H SYNC | VIN4B_HSY NC1 | TIMER12 | SPI4_SCLK | GPIO1_30 | | | | | | |
| 216 | MFIO | 1.8 | A16 | PR2_MII0_RX LINK | MCASP2_AX R3 | MCASP3_ AXR3 | VIN6A_D4 | PR2_PRU0_GP I17 | PR2_PRU0 _GPO17 | GPIO6_9 | | | | | | |
| 217 | MFIO | 1.8 | R4 | GPMC_A9 | VIN3A_VSY NC0 | VOUT3_V SYNC | VIN4B_VSY NC1 | TIMER11 | SPI4_D1 | GPIO1_31 | | | | | | |
| 218 | MFIO | 1.8 | F12 | PR2_MII0_TX _CLK | MCASP1_AX R1 | UART6_TX D | VIN6A_HSY NC0 | I2C5_SCL | PR2_PRU1 _GPI9 | PR2_PRU1 _GPO9 | GPIO5_3 | | | | | |
| 219 | MFIO | 1.8 | R5 | GPMC_A6 | VIN3A_D22 | VOUT3_D 22 | VIN4A_D6 | VIN4B_D6 | UART8_RX D | UART6_CT SN | GPIO1_28 | | | | | |
| 220 | MFIO | 1.8 | B12 | PR2_MII0_TX EN | MCASP1_AX R8 | MCASP6_ AXR0 | SPI3_SCLK | VIN6A_D15 | TIMER5 | PR2_PRU1 _GPI10 | PR2_PRU1 _GPO10 | GPIO5_10 | | | | |
| 221 | MFIO | 1.8 | R6 | I2C4_SCL | GPMC_A0 | VIN3A_D1 6 | VOUT3_D16 | VIN4A_D0 | VIN4B_D0 | UART5_RX D | GPIO7_3 | | | | | |
| 222 | MFIO | 1.8 | E14 | PR2_MII0_TX D0 | MCASP1_AX R12 | MCASP7_ AXR0 | SPI3_CS1 | VIN6A_D11 | TIMER9 | PR2_PRU1 _GPI14 | PR2_PRU1 _GPO14 | GPIO4_18 | | | | |
| 223 | MFIO | 1.8 | F21 | GPIO6_16 | MCASP1_AX R10 | VOUT2_FL D | VIN4A_FLD0 | CLKOUT1 | TIMER3 | GPIO6_16 | | | | | | |
| 224 | MFIO | 1.8 | A12 | PR2_MII0_TX D1 | MCASP1_AX R11 | MCASP6_ FSX | MCASP6_FS R | SPI3_CS0 | VIN6A_D12 | TIMER8 | PR2_PRU1 _GPI13 | PR2_PRU1 _GPO13 | GPIO4_17 | | | |
| 225 | GND | - | - | GND | | | | | | | | | | | | |
| 226 | MFIO | 1.8 | B13 | PR2_MII0_TX D2 | MCASP1_AX R10 | MCASP6_ ACLKX | MCASP6_A CLKR | SPI3_D0 | VIN6A_D13 | TIMER7 | PR2_PRU1 _GPI12 | PR2_PRU1 _GPO12 | GPIO5_12 | | | |
| 227 | MFIO | 1.8 | E21 | UART10_RX D | GPIO6_14 | MCASP1_ AXR8 | DCAN2_TX | VOUT2_HSYN C | VIN4A_HS YNC0 | I2C3_SDA | TIMER1 | GPIO6_14 | | | | |
| 228 | MFIO | 1.8 | A11 | PR2_MII0_TX D3 | MCASP1_AX R9 | MCASP6_ AXR1 | SPI3_D1 | VIN6A_D14 | TIMER6 | PR2_PRU1 _GPI11 | PR2_PRU1 _GPO11 | GPIO5_11 | | | | |
| 229 | MFIO | 1.8 | B22 | SPI2_D1 | UART3_TXD | GPIO7_15 | | | | | | | | | | |
| 230 | GND | - | - | GND | | | | | | | | | | | | |
| 231 | MFIO | 1.8 | D28 | UART2_RXD | UART3_CTS N | UART3_R CTX | MMC4_DAT 0 | UART1_DCDN | GPIO7_26 | | | | | | | |
| 232 | MFIO | 1.8 | AC10 | USB2_DRV V BUS | TIMER15 | GPIO6_13 | | | | | | | | | | |
| 233 | MFIO | 1.8 | D26 | UART2_TXD | UART3_RTS N | UART3_S D | MMC4_DAT 1 | UART1_DSRN | GPIO7_27 | | | | | | | |
| 234 | MFIO | 1.8 | E25 | GPIO7_24 (USB2_ID) | UART1_CTS N | UART9_R XD | MMC4_CLK | | | | | | | | | |
| 235 | MFIO | 1.8 | G2 | VIN2A_DE0 | VIN2A_FLD0 | VIN2B_FL D1 | VIN2B_DE1 | VOUT2_DE | EMU6 | KBD_ROW 1 | EQEP1B_I N | PR1_EDIO _DATA_IN1 | PR1_EDIO _DATA_OU T1 | GPIO3_29 | | |
| 236 | FF | - | AE11 | USB2_DP | | | | | | | | | | | | |
| 237 | MFIO | 1.8 | G1 | GPIO3_31 | VIN2A_HSY NC0 | VIN2B_HS YNC1 | VOUT2_HSY NC | EMU8 | UART9_RX D | SPI4_SCLK | KBD_ROW 2 | EQEP1_ST ROBE | PR1_UART 0_CTS_N | PR1_EDIO _D_IN3 | PR1_EDIO _D_OUT3 | |
| 238 | FF | - | AF11 | USB2_DM | | | | | | | | | | | | |
| 239 | MFIO | 1.8 | F3 | VIN2A_D1 | VOUT2_D22 | EMU11 | UART9_RTS N | SPI4_CS0 | KBD_ROW 5 | EHRPWM1 _TRIPZ_IN | PR1_UART 0_TXD | PR1_EDIO _DATA_IN6 | PR1_EDIO _DATA_OU T6 | GPIO4_2 | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-----|------|----------|-----------|-----------------|-----------------|-----------------|-----------------|------------------------|-------------------|---------------------------|--------------------|--------------------|--------------------|------------------|------------------|------------------|
| 240 | FF | 5V - 20V | - | USB_VBUS (2) | | | | | | | | | | | | |
| 241 | MFIO | 1.8 | F2 | VIN2A_D0 | VOUT2_D23 | EMU10 | UART9_CTSN | SPI4_D0 | KBD_ROW4 | EHRPWM1B | PR1_UART0_RXD | PR1_EDIO_DATA_IN5 | PR1_EDIO_DATA_OUT5 | GPIO4_1 | | |
| 242 | GND | 1.8 | - | GND | | | | | | | | | | | | |
| 243 | MFIO | 1.8 | E1 | VIN2A_CLK0 | VOUT2_FLD | EMU5 | KBD_ROW0 | EQEP1A_IN | PR1_EDIO_DATA_IN0 | PR1_EDIO_DATA_OUT0 | GPIO3_28 | | | | | |
| 244 | MFIO | 1.8 | J14 | GPIO5_1 | MCASP1_FS_R | MCASP7_AXR3 | VOUT2_D1 | VIN4A_D1 | I2C4_SCL | | | | | | | |
| 245 | MFIO | 1.8 | E2 | VIN2A_D3 | VOUT2_D20 | EMU13 | UART10_TXD | KBD_COL0 | EHRPWM1_SYNCI | PR1_EDC_LATCH0_IN | PR1_PRU1_GPI0 | PR1_PRU1_GPO0 | GPIO4_4 | | | |
| 246 | MFIO | 1.8 | F13 | GPIO5_7 | MCASP1_AXR5 | MCASP4_AXR3 | VOUT2_D5 | VIN4A_D5 | | | | | | | | |
| 247 | MFIO | 1.8 | D1 | VIN2A_D2 | VOUT2_D21 | EMU12 | UART10_RXD | KBD_ROW6 | ECAP1_IN_PWM1_OUT | PR1_ECAP0ECAP_CAPIN_APWM0 | PR1_EDIO_DATA_IN7 | PR1_EDIO_DATA_OUT7 | GPIO4_3 | | | |
| 248 | MFIO | 1.8 | C12 | GPIO5_8 | MCASP1_AXR6 | MCASP5_AXR2 | VOUT2_D6 | VIN4A_D6 | | | | | | | | |
| 249 | MFIO | 1.8 | D2 | UART10_CTSN | VIN2A_D4 | VOUT2_D19 | EMU14 | KBD_COL1 | EHRPWM1_SYNCO | PR1_EDC_SYNC0_OUT | PR1_PRU1_GPI1 | PR1_PRU1_GPO1 | GPIO4_5 | | | |
| 250 | MFIO | 1.8 | H7 | GPIO3_30 | VIN2A_FLD0 | VIN2B_CLK1 | VOUT2_CLK | EMU7 | EQEP1_IN_DEX | PR1_EDIO_DATA_IN2 | PR1_EDIO_DATA_OUT2 | | | | | |
| 251 | MFIO | 1.8 | C1 | VIN2A_D6 | VOUT2_D17 | EMU16 | MIH1_RXD1 | KBD_COL3 | EQEP2B_IN | PR1_MII1_MTI_CLK | PR1_PRU1_GPI3 | PR1_PRU1_GPO3 | GPIO4_7 | | | |
| 252 | MFIO | 1.8 | B14 | GPIO5_0 | MCASP1_A_CLKR | MCASP7_AXR2 | VOUT2_D0 | VIN4A_D0 | I2C4_SDA | | | | | | | |
| 253 | MFIO | 1.8 | D3 | VIN2A_D10 | MDIO_MCLK | VOUT2_D13 | KBD_COL7 | EHRPWM2B | PR1_MDIO_MDCLK | PR1_PRU1_GPI7 | PR1_PRU1_GPO7 | GPIO4_11 | | | | |
| 254 | MFIO | 1.8 | A15 | MCASP2_AXR1 | VOUT2_D11 | VIN4A_D11 | | | | | | | | | | |
| 255 | MFIO | 1.8 | E4 | VIN2A_D7 | VOUT2_D16 | EMU17 | MIH1_RXD2 | KBD_COL4 | EQEP2_IN_DEX | PR1_MII1_TXEN | PR1_PRU1_GPI4 | PR1_PRU1_GPO4 | GPIO4_8 | | | |
| 256 | MFIO | 1.8 | B15 | MCASP2_AXR0 | VOUT2_D10 | VIN4A_D10 | | | | | | | | | | |
| 257 | MFIO | 1.8 | F4 | UART10_RTSN | VIN2A_D5 | VOUT2_D18 | EMU15 | KBD_COL2 | EQEP2A_IN | PR1_EDIO_SOF | PR1_PRU1_GPI2 | PR1_PRU1_GPO2 | GPIO4_6 | | | |
| 258 | MFIO | 1.8 | D15 | MCASP8_AXR0 | MCASP2_AXR4 | VOUT2_D12 | VIN4A_D12 | GPIO1_4 | | | | | | | | |
| 259 | MFIO | 1.8 | F5 | VIN2A_D8 | VOUT2_D15 | EMU18 | MIH1_RXD3 | KBD_COL5 | EQEP2_STROBE | PR1_MII1_TXD3 | PR1_PRU1_GPI5 | PR1_PRU1_GPO5 | GPIO4_9 | | | |
| 260 | MFIO | 1.8 | C23 | MCASP8_AH_CLKX | XREF_CLK3 | MCASP2_AXR11 | MCASP1_AXR7 | MCASP4_AHCLKX | VOUT2_DE | HDQ0 | VIN4A_DE0 | CLKOUT3 | TIMER16 | GPIO6_20 | | |
| 261 | MFIO | 1.8 | E6 | VIN2A_D9 | VOUT2_D14 | EMU19 | MIH1_RXD0 | KBD_COL6 | EHRPWM2A | PR1_MII1_TXD2 | PR1_PRU1_GPI6 | PR1_PRU1_GPO6 | GPIO4_10 | | | |
| 262 | MFIO | 1.8 | B16 | MCASP8_AXR1 | MCASP2_AXR5 | VOUT2_D13 | VIN4A_D13 | GPIO6_7 | | | | | | | | |
| 263 | MFIO | 1.8 | F6 | VIN2A_D11 | MDIO_D | VOUT2_D12 | KBD_ROW7 | EHRPWM2_TRIPZONE_INPUT | PR1_MDIO_DATA | PR1_PRU1_GPI8 | PR1_PRU1_GPO8 | GPIO4_12 | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|------|------|---------|-----------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------------------|--------------------|------------------|------------------|
| 264 | MFIO | 1.8 | A17 | MCASP8_FSX | MCASP2_AXR7 | MCASP8_FSR | VOUT2_D15 | VIN4A_D15 | GPIO1_5 | | | | | | | |
| 265 | MFIO | 1.8 | G6 | VIN2A_VSYNCO | VIN2B_VSYNCO | VOUT2_VSYNCO | EMU9 | UART9_TXD | SPI4_D1 | KBD_ROW3 | EHRPWM1A | PR1_UART0_RTS_N | PR1_EDIO_DATA_IN4 | PR1_EDIO_DATA_OUT4 | GPIO4_0 | |
| 266 | MFIO | 1.8 | B17 | MCASP8_ACLKX | MCASP2_AXR6 | MCASP8_ACLKR | VOUT2_D14 | VIN4A_D14 | GPIO2_29 | | | | | | | |
| 267 | MFIO | 1.8 | B10 | VOUT1_DE | VIN4A_DE0 | VIN3A_DE0 | SPI3_D1 | GPIO4_20 | | | | | | | | |
| 268 | MFIO | 1.8 | A20 | MCASP2_FSR | MCASP8_AXR3 | VOUT2_D9 | VIN4A_D9 | | | | | | | | | |
| 269 | MFIO | 1.8 | D11 | VOUT1_CLK | VIN4A_FLD0 | VIN3A_FLD0 | SPI3_CS0 | GPIO4_19 | | | | | | | | |
| 270 | MFIO | 1.8 | B24 | SPI2_CS0 | UART3_RTSN | UART5_TXD | GPIO7_17 | | | | | | | | | |
| 271 | MFIO | 1.8 | E11 | VOUT1_VSYNCO | VIN4A_VSYNCO | VIN3A_VSYNCO | SPI3_SCLK | PR2_PRU1_GPI17 | PR2_PRU1_GPO17 | GPIO4_23 | | | | | | |
| 272 | MFIO | 1.8 | A25 | SPI1_SCLK | GPIO7_7 | | | | | | | | | | | |
| 273 | MFIO | 1.8 | D12 | MCASP1_AXR7 | MCASP5_AXR3 | VOUT2_D7 | VIN4A_D7 | TIMER4 | GPIO5_9 | | | | | | | |
| 274 | MFIO | 1.8 | B25 | SPI1_D0 | GPIO7_9 | | | | | | | | | | | |
| 275 | MFIO | 1.8 | B27 | UART1_RXD | MMC4_SDCD | GPIO7_22 | | | | | | | | | | |
| 276 | MFIO | 1.8 | A26 | SPI2_SCLK | UART3_RXD | GPIO7_14 | | | | | | | | | | |
| 277 | GND | - | - | GND | | | | | | | | | | | | |
| 278 | MFIO | 1.8 | B26 | XREF_CLK2 | MCASP2_AXR10 | MCASP1_AXR6 | MCASP3_AHCLKX | MCASP7_AHCLKX | VOUT2_CLK | VIN4A_CLK0 | TIMER15 | GPIO6_19 | | | | |
| 279 | MFIO | 1.8 | D27 | UART3_RXD | UART2_CTSN | MMC4_DATA2 | UART10_RXD | UART1_DTRN | GPIO1_16 | | | | | | | |
| 280 | GND | - | - | GND | | | | | | | | | | | | |
| 281 | MFIO | 1.8 | C28 | UART3_TXD | UART2_RTSN | UART3_IRTX | MMC4_DATA3 | UART10_TXD | UART1_RTN | GPIO1_17 | | | | | | |
| E1-1 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E1-2 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E1-3 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E1-4 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E1-5 | GND | - | - | GND | | | | | | | | | | | | |
| E1-6 | GND | - | - | GND | | | | | | | | | | | | |
| E1-7 | GND | - | - | GND | | | | | | | | | | | | |
| E1-8 | NC | - | - | | | | | | | | | | | | | |
| E1-9 | NC | - | - | | | | | | | | | | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-------|------|---------|-----------|--------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|------------------|------------------|
| E1-10 | NC | - | - | | | | | | | | | | | | | |
| E2-1 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E2-2 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E2-3 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E2-4 | PWR | 5.0 | - | VDD_5V0 | | | | | | | | | | | | |
| E2-5 | GND | - | - | GND | | | | | | | | | | | | |
| E2-6 | GND | - | - | GND | | | | | | | | | | | | |
| E2-7 | NC | - | - | | | | | | | | | | | | | |
| E2-8 | NC | - | - | | | | | | | | | | | | | |
| E2-9 | OUT | 1.8 | - | VDD_1V8F | | | | | | | | | | | | |
| E2-10 | NC | - | - | | | | | | | | | | | | | |
| E3-1 | NC | - | - | | | | | | | | | | | | | |
| E3-2 | OUT | 3.3 | - | PS_3V3 | | | | | | | | | | | | |
| E3-3 | OUT | 3.3 | - | PS_3V3 | | | | | | | | | | | | |
| E3-4 | PMIO | - | - | AUXFAN_EN | | | | | | | | | | | | |
| E3-5 | FF | 3.3 | - | PB_RESETn | | | | | | | | | | | | |
| E3-6 | PMIO | - | - | PMIC_POWE RGOOD | | | | | | | | | | | | |
| E3-7 | PMIO | - | - | PMIC_POWE RHOLD | | | | | | | | | | | | |
| E3-8 | GND | - | - | GND | | | | | | | | | | | | |
| E3-9 | NC | - | - | | | | | | | | | | | | | |
| E3-10 | NC | - | - | | | | | | | | | | | | | |
| E4-1 | NC | - | - | | | | | | | | | | | | | |
| E4-2 | OUT | | - | VDD_1V8F | | | | | | | | | | | | |
| E4-3 | OUT | | - | VDD_1V8F | | | | | | | | | | | | |
| E4-4 | MFIO | 1.8 | - | WAKEUP1 | DCAN2_RX | GPIO1_1 | | | | | | | | | | |
| E4-5 | GND | - | - | GND | | | | | | | | | | | | |
| E4-6 | NC | - | - | | | | | | | | | | | | | |

| Pin | Type | Voltage | 57xx ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 | Signal Option 11 | Signal Option 12 | Signal Option 13 |
|-------|------|---------|-----------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|------------------|------------------|
| E4-7 | NC | - | - | | | | | | | | | | | | | |
| E4-8 | NC | - | - | | | | | | | | | | | | | |
| E4-9 | NC | - | - | | | | | | | | | | | | | |
| E4-10 | NC | - | - | | | | | | | | | | | | | |

Note 1: The sysboot# signals should not be driven by the baseboard until the processor has latched the sysboot pins. There are 1.1K pull-ups or pull-downs on the SOM on the sysboot signals, which are determined by which boot mode the SOM is in.

Note 2: See section 3.7 USB Interface for details about USB_VBUS

The J3 HiRose 100-position connector contains additional AM57xx and peripheral pin access.

Orange shaded rows: for HDMI; some pins may be reassigned if HDMI is not used

Yellow shaded rows: for USB 3.0 / USB-C; some pins may be reassigned if USB 3.0 / USB-C is not used

Red shaded rows: reserved for other SOM functions; do not reassign

Table 2: MitySOM-AM57 Secondary (HiRose) Connector (J3) Pin-out

| Pin | Type | Voltage Domain | AM57xx Ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 |
|-----|------|----------------|-------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| 1 | GND | - | - | GND | | | | | | | | | |
| 2 | GND | - | - | GND | | | | | | | | | |
| 3 | FF | 1.8 (Vhdmi) | AH19 | HDMI1_DATA2Y | | | | | | | | | |
| 4 | MFIO | 1.8 | B21 | HDMI1_HPD | SPI1_CS2 | UART4_RXD | MMC3_SDCCD | SPI2_CS2 | DCAN2_TX | MDIO_MCLK | GPIO7_12 | | |
| 5 | FF | 1.8 (Vhdmi) | AG19 | HDMI1_DATA2X | | | | | | | | | |
| 6 | MFIO | 1.8 | B20 | HDMI1_CEC | SPI1_CS3 | UART4_TXD | MMC3_SDWP | SPI2_CS3 | DCAN2_RX | MDIO_D | GPIO7_13 | | |
| 7 | GND | - | - | GND | | | | | | | | | |
| 8 | MFIO | 1.8 | C25 | HDMI1_DDC_SCL | I2C2_SDA | | | | | | | | |
| 9 | FF | 1.8 (Vhdmi) | AH18 | HDMI1_DATA1Y | | | | | | | | | |
| 10 | MFIO | 1.8 | F17 | HDMI1_DDC_SDA | I2C2_SCL | | | | | | | | |
| 11 | FF | 1.8 (Vhdmi) | AG18 | HDMI1_DATA1X | | | | | | | | | |
| 12 | MFIO | 1.8 | A24 | SPI1_CS0 | GPIO7_10 | | | | | | | | |
| 13 | GND | - | - | GND | | | | | | | | | |
| 14 | MFIO | 1.8 | AG8 | VIN1A_CLK0 | VOUT3_D16 | VOUT3_FLD | GPIO2_30 | | | | | | |
| 15 | FF | 1.8 (Vhdmi) | AH17 | HDMI1_DATA0Y | | | | | | | | | |

| Pin | Type | Voltage Domain | AM57xx Ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 |
|-----|------|----------------|-------------|----------------------------|-----------------|-----------------|-----------------|-----------------|--------------------|---------------------|-----------------|-----------------|------------------|
| 16 | GND | - | - | GND | | | | | | | | | |
| 17 | FF | 1.8 (Vhdmi) | AG17 | HDMI1_DATA0X | | | | | | | | | |
| 18 | MFIO | 1.8 | AA3 | MCASP5_ACLKX | MCASP5_A CLKR | SPI4_SCLK | UART9_RXD | I2C5_SDA | VOUT2_D20 | VIN4A_D20 | VIN5A_D11 | PR2_PRU1_GPI1 | PR2_PRU1_GPO1 |
| 19 | GND | - | - | GND | | | | | | | | | |
| 20 | MFIO | 1.8 | AB9 | MCASP5_FSX | MCASP5_FS R | SPI4_D1 | UART9_TXD | I2C5_SCL | VOUT2_D21 | VIN4A_D21 | VIN5A_D10 | PR2_PRU1_GPI2 | PR2_PRU1_GPO2 |
| 21 | FF | 1.8 (Vhdmi) | AH16 | HDMI1_CLOCKY | | | | | | | | | |
| 22 | MFIO | 1.8 | AD9 | GPIO3_0 | VIN1A_DE0 | VIN1B_HSYNC1 | VOUT3_D17 | VOUT3_DE | UART7_RXD | TIMER16 | SPI3_SCLK | KBD_ROW0 | EQEP1A_IN |
| 23 | FF | 1.8 (Vhdmi) | AG16 | HDMI1_CLOCKX | | | | | | | | | |
| 24 | MFIO | 1.8 | AD8 | GPIO3_5 | VIN1A_D1 | VOUT3_D6 | VOUT3_D22 | UART8_TXD | EHRPWM1B | | | | |
| 25 | GND | - | - | GND | | | | | | | | | |
| 26 | MFIO | 1.8 | AF8 | GPIO3_3 | VIN1A_VSY NC0 | VIN1B_DE1 | VOUT3_VSYNC | UART7_RTSN | TIMER13 | SPI3_CS0 | EQEP1_STRO BE | | |
| 27 | FF | 1.8 (Vusb1) | AC11 | USB1_SSRX_N ⁽²⁾ | | | | | | | | | |
| 28 | MFIO | 1.8 | AE8 | GPIO3_4 | VIN1A_D0 | VOUT3_D7 | VOUT3_D23 | UART8_RXD | EHRPWM1A | | | | |
| 29 | FF | 1.8 (Vusb1) | AD11 | USB1_SSRX_P ⁽²⁾ | | | | | | | | | |
| 30 | MFIO | 1.8 | AF6 | VIN1A_D13 | VIN1B_D2 | VOUT3_D10 | GPMC_A25 | KBD_ROW7 | PR1_EDC_SYNC1_OU T | PR1_PRU0_GPI10 | PR1_PRU0_G PO10 | GPIO3_17 | |
| 31 | GND | - | - | GND | | | | | | | | | |
| 32 | MFIO | 1.8 | AE6 | VIN1A_D21 | VIN1B_D2 | VOUT3_D2 | VIN3A_D5 | KBD_COL6 | PR1_EDIO_DATA_IN5 | PR1_EDIO_DATA_O UT5 | PR1_PRU0_G PI18 | PR1_PRU0_GPO18 | GPIO3_25 |
| 33 | FF | 1.8 (Vusb1) | AF12 | USB1_SSTX_N | | | | | | | | | |

| Pin | Type | Voltage Domain | AM57xx Ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 |
|-----|------|-----------------|-------------|-----------------------|------------------|---------------------------------|-----------------|-----------------------|----------------------------|--------------------------------------|-----------------------|-----------------|------------------|
| 34 | MFIO | 1.8 | AA4 | MCASP5_AXR1 | SPI4_CS0 | UART9_RTSN | UART3_TXD | VOUT2_D23 | VIN4A_D23 | VIN5A_D8 | PR2_MDIO_D ATA | PR2_PRU1_GPI4 | PR2_PRU1_GPO4 |
| 35 | FF | 1.8 (Vusb1) | AE12 | USB1_SSTX_P | | | | | | | | | |
| 36 | MFIO | 1.8 | AB3 | MCASP5_AXR0 | SPI4_D0 | UART9_CTSN | UART3_RXD | VOUT2_D22 | VIN4A_D22 | VIN5A_D9 | PR2_MDIO_M DCLK | PR2_PRU1_GPI3 | PR2_PRU1_GPO3 |
| 37 | GND | - | - | GND | | | | | | | | | |
| 38 | MFIO | 1.8 | AE9 | GPIO3_2 | VIN1A_HSY NC0 | VIN1B_FLD1 | VOUT3_HSYNC | UART7_CTSN | TIMER14 | SPI3_D0 | EQEP1_INDEX | | |
| 39 | MFIO | 1.8 | C27 | GPIO7_25 (USB1_ID) | UART1_RTS N | UART9_TXD | MMC4_CMD | | | | | | |
| 40 | MFIO | 1.8 | AF9 | GPIO3_1 | VIN1A_FLD0 | VIN1B_VSYNC1 | VOUT3_CLK | UART7_TXD | TIMER15 | SPI3_D1 | KBD_ROW1 | EQEP1B_IN | |
| 41 | MFIO | 1.8 | AB10 | USB1_DRVVBUS | TIMER16 | GPIO6_12 | | | | | | | |
| 42 | MFIO | 1.8 | AG7 | GPIO3_6 | VIN1A_D2 | VOUT3_D5 | VOUT3_D21 | UART8_CTSN | EHRPWM1_TRIPZONE _INPUT | | | | |
| 43 | FF | 1.8 (Vusb3) | AC12 | USB1_DM | | | | | | | | | |
| 44 | MFIO | 1.8 | AH7 | VIN1B_CLK1 | VIN3A_CLK0 | GPIO2_31 (USB1_ID_INT_ N) | | | | | | | |
| 45 | FF | 1.8 (Vusb3)- | AD12 | USB1_DP | | | | | | | | | |
| 46 | MFIO | 1.8 | AG6 | VIN1A_D6 | VOUT3_D1 | VOUT3_D17 | EQEP2A_IN | PR1_PRU0_GP I3 | PR1_PRU0_GPO3 | GPIO3_10 (USB1_VCONN_FAU LT_N) | | | |
| 47 | GND | - | - | GND | | | | | | | | | |
| 48 | MFIO | 1.8 | AH6 | VIN1A_D3 | VOUT3_D4 | VOUT3_D20 | UART8_RTSN | ECAP1_IN_PW M1_OUT | PR1_PRU0_GPI0 | PR1_PRU0_GPO0 | GPIO3_7 (USB1_DIR) | | |
| 49 | FF | 1.8 (Vsata) | AH10 | SATA1_TXP0 | | | | | | | | | |

| Pin | Type | Voltage Domain | AM57xx Ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 |
|-----|------|----------------|-------------|-----------------|-----------------|-----------------|-----------------|-------------------|-------------------|---------------------------------|-----------------|------------------------------|------------------|
| 50 | MFIO | 1.8 | AG5 | VIN1A_D11 | VIN1B_D4 | VOUT3_D12 | GPMC_A23 | KBD_ROW5 | PR1_EDC_LATCH1_IN | PR1_PRU0_GPI8 | PR1_PRU0_GPO8 | GPIO3_15 (USB1_MUXENABLE) | |
| 51 | FF | 1.8 (Vsata) | AG10 | SATA1_TXN0 | | | | | | | | | |
| 52 | MFIO | 1.8 | AH5 | VIN1A_D5 | VOUT3_D2 | VOUT3_D18 | EHRPWM1_SYNCO | PR1_PRU0_GPI2 | PR1_PRU0_GPO2 | GPIO3_9 (USB1_OVERCURRENT_N) | | | |
| 53 | GND | - | - | GND | | | | | | | | | |
| 54 | MFIO | 1.8 | AG4 | VIN1A_D8 | VIN1B_D7 | VOUT3_D15 | KBD_ROW2 | EQEP2_INDEX | PR1_PRU0_GPI5 | PR1_PRU0_GPO5 | GPIO3_12 | | |
| 55 | FF | 1.8 (Vsata) | AH9 | SATA1_RXN0 | | | | | | | | | |
| 56 | MFIO | 1.8 | AH4 | VIN1A_D7 | VOUT3_D0 | VOUT3_D16 | EQEP2B_IN | PR1_PRU0_GPI4 | PR1_PRU0_GPO4 | GPIO3_11 | | | |
| 57 | FF | 1.8 (Vsata) | AG9 | SATA1_RXP0 | | | | | | | | | |
| 58 | MFIO | 1.8 | AG3 | VIN1A_D10 | VIN1B_D5 | VOUT3_D13 | KBD_ROW4 | PR1_EDC_LATCH0_IN | PR1_PRU0_GPI7 | PR1_PRU0_GPO7 | GPIO3_14 | | |
| 59 | GND | - | - | GND | | | | | | | | | |
| 60 | MFIO | 1.8 | AH3 | VIN1A_D4 | VOUT3_D3 | VOUT3_D19 | EHRPWM1_SYNCI | PR1_PRU0_GPI1 | PR1_PRU0_GPO1 | GPIO3_8 | | | |
| 61 | MFIO | 1.8 | AE3 | VIN1A_D17 | VIN1B_D6 | VOUT3_D6 | VIN3A_D1 | KBD_COL2 | PR1_EDIO_DATA_IN1 | PR1_EDIO_DATA_OUT1 | PR1_PRU0_GPI14 | PR1_PRU0_GPO14 | GPIO3_21 |
| 62 | MFIO | 1.8 | AG2 | VIN1A_D9 | VIN1B_D6 | VOUT3_D14 | KBD_ROW3 | EQEP2_STROBE | PR1_PRU0_GPI6 | PR1_PRU0_GPO6 | GPIO3_13 | | |
| 63 | MFIO | 1.8 | AF4 | VIN1A_D15 | VIN1B_D0 | VOUT3_D8 | GPMC_A27 | KBD_COL0 | PR1_EDIO_SOF | PR1_PRU0_GPI12 | PR1_PRU0_GPO12 | GPIO3_19 | |
| 64 | MFIO | 1.8 | AF2 | VIN1A_D12 | VIN1B_D3 | VOUT3_D11 | GPMC_A24 | KBD_ROW6 | PR1_EDC_SYNC0_OUT | PR1_PRU0_GPI9 | PR1_PRU0_GPO9 | GPIO3_16 | |
| 65 | MFIO | 1.8 | AE5 | VIN1A_D18 | VIN1B_D5 | VOUT3_D5 | VIN3A_D2 | KBD_COL3 | PR1_EDIO_DATA_IN2 | PR1_EDIO_DATA_OUT2 | PR1_PRU0_GPI15 | PR1_PRU0_GPO15 | GPIO3_22 |

| Pin | Type | Voltage Domain | AM57xx Ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 |
|-----|------|----------------|-------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------------------|--------------------|-----------------|-----------------|------------------|
| 66 | MFIO | 1.8 | AF1 | VIN1A_D16 | VIN1B_D7 | VOUT3_D7 | VIN3A_D0 | KBD_COL1 | PR1_EDIO_DATA_IN0 | PR1_EDIO_DATA_OUT0 | PR1_PRU0_GPI13 | PR1_PRU0_GPO13 | GPIO3_20 |
| 67 | MFIO | 1.8 | AD3 | VIN1A_D23 | VIN1B_D0 | VOUT3_D0 | VIN3A_D7 | KBD_COL8 | PR1_EDIO_DATA_IN7 | PR1_EDIO_DATA_OUT7 | PR1_PRU0_GPI20 | PR1_PRU0_GPO20 | GPIO3_27 |
| 68 | MFIO | 1.8 | AF3 | VIN1A_D14 | VIN1B_D1 | VOUT3_D9 | GPMC_A26 | KBD_ROW8 | PR1_EDIO_LATCH_IN | PR1_PRU0_GPI11 | PR1_PRU0_GPO11 | GPIO3_18 | |
| 69 | GND | - | - | GND | | | | | | | | | |
| 70 | MFIO | 1.8 | AE2 | VIN1A_D20 | VIN1B_D3 | VOUT3_D3 | VIN3A_D4 | KBD_COL5 | PR1_EDIO_DATA_IN4 | PR1_EDIO_DATA_OUT4 | PR1_PRU0_GPI17 | PR1_PRU0_GPO17 | GPIO3_24 |
| 71 | XCVR | - | - | PCIe_REF_CLK_P | | | | | | | | | |
| 72 | MFIO | 1.8 | AD2 | VIN1A_D22 | VIN1B_D1 | VOUT3_D1 | VIN3A_D6 | KBD_COL7 | PR1_EDIO_DATA_IN6 | PR1_EDIO_DATA_OUT6 | PR1_PRU0_GPI19 | PR1_PRU0_GPO19 | GPIO3_26 |
| 73 | XCVR | - | - | PCIe_REF_CLK_N | | | | | | | | | |
| 74 | FF | 1.8 | - | AM57_BOOT_MODE | | | | | | | | | |
| 75 | GND | - | - | GND | | | | | | | | | |
| 76 | FF | 1.8 | K14 | OTP_VPP1 | | | | | | | | | |
| 77 | XCVR | - | AH14 | PCIe0_TX_P | | | | | | | | | |
| 78 | GND | - | - | GND | | | | | | | | | |
| 79 | XCVR | - | AG14 | PCIe0_TX_N | | | | | | | | | |
| 80 | FF | - | AC1 | RESERVED (NC) | | | | | | | | | |
| 81 | GND | - | - | GND | | | | | | | | | |
| 82 | FF | - | AC2 | RESERVED (NC) | | | | | | | | | |
| 83 | XCVR | - | AH13 | PCIe0_RX_P | | | | | | | | | |
| 84 | FF | - | AB1 | RESERVED (NC) | | | | | | | | | |
| 85 | XCVR | - | AG13 | PCIe0_RX_N | | | | | | | | | |

| Pin | Type | Voltage Domain | AM57xx Ball | Signal Option 1 | Signal Option 2 | Signal Option 3 | Signal Option 4 | Signal Option 5 | Signal Option 6 | Signal Option 7 | Signal Option 8 | Signal Option 9 | Signal Option 10 |
|-----|------|----------------|-------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| 86 | FF | -- | AB2 | RESERVED (NC) | | | | | | | | | |
| 87 | GND | - | - | GND | | | | | | | | | |
| 88 | FF | - | AA1 | RESERVED (NC) | | | | | | | | | |
| 89 | XCVR | | AH12 | PCle1_TX_P | | | | | | | | | |
| 90 | FF | - | AA2 | RESERVED (NC) | | | | | | | | | |
| 91 | XCVR | | AG12 | PCle1_TX_N | | | | | | | | | |
| 92 | GND | - | - | GND | | | | | | | | | |
| 93 | GND | - | - | GND | | | | | | | | | |
| 94 | NC | - | - | - | | | | | | | | | |
| 95 | XCVR | | AH11 | PCle1_RX_P | | | | | | | | | |
| 96 | NC | - | - | - | | | | | | | | | |
| 97 | XCVR | | AG11 | PCle1_RX_N | | | | | | | | | |
| 98 | NC | - | - | - | | | | | | | | | |
| 99 | GND | - | - | GND | | | | | | | | | |
| 100 | NC | - | - | - | | | | | | | | | |

Note 1: The OTP_VPP signal, K14, should typically be left floating. Please contact your Critical Link representative for further questions about the usage of this pin.

Note 2: 0.1uF AC coupling caps are installed on the SOM for USB1_SSTX_P/N nets, do not add them to the baseboard.

3 Electrical Requirements

The following sections describe the various electrical requirements for the MitySOM-AM57 modules.

3.1 Power Interface

Input Power Specification

The MitySOM-AM57 is powered from the Carrier Board via the card-edge connector as described below :

- +5.0 VDC supply connects to the VDD_5V0 pins. This is used by on-board devices to supply the AM57xx SoC, DDR3 memory and other peripherals.

See Figure 6 for a simplified SOM Power Section Diagram.

See Table 3 for SOM input power specifications.

Table 1: Module Voltage and Current Specifications

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------------------|--|------------|-----|--------------------|--------------------|-------|
| V ₅ | Voltage supply, 5 volt input | | 4.5 | 5 | 5.25 | Volts |
| I ₅ | Quiescent Current draw, 5 volt input | | | TBS ^{1,2} | TBS ^{1,2} | mA |
| I _{5-max} | Max current draw, positive 5 volt input | | | TBS ^{1,2} | TBS ^{1,2} | mA |
| I _{o3.3} | Max output current 3.3V output | | | | 1000 | mA |
| I _{o1.8} | Max output current 1.8V output | | | | 1500 | mA |
| | 1. Power utilization of the MitySOM-AM57 is heavily dependent on end-user application. Major factors include: ARM CPU PLL configuration, DSP Utilization and external DDR3L RAM utilization. 2. For power utilization information please visit our Redmine Wiki pages on support.criticalink.com | | | | | |

SOM Power Control

The MitySOM-AM57 leverages a TPS659037 power management IC (PMIC) for managing the power sources, sequencing and voltage monitoring for the AM57xx SoC device. Additional supply management is performed on the SOM to support proper power sequencing of the on-board DDR3 and peripheral device voltages.

The PMIC will automatically power on when power is applied and the U-boot initialization code will set DEV_CTRL.DEV_ON to 1 to keep the PMIC powered on. This allows the software to power off the SOM at the end of power down by setting this bit to 0. The PMIC_POWERHOLD signal (PMIC ball G9), which is available external to the module at J1 Pin E3-7 should be left floating in this scenario.

Alternatively, control of the module's power state, on/off, from the baseboard can be accomplished with the PMIC_POWERHOLD signal, PMIC ball G9, which is available external to the module at J1 Pin E3-7. Driving this signal high allows the module to stay powered on; driving this signal low will cause the PMIC to begin its sequential power down process. **Note:** driving PMIC_POWERHOLD low does not command the operating system

(OS) to power down safely; the OS must be commanded to shut down separately. The shutdown process should complete before driving PMIC_POWERHOLD signal low.




Figure 6: MitySOM-AM57 Power Section

Note: status of non-PMIC on-board supplies does not influence SYS_POWERGOOD status. SYS_POWERGOOD is sourced solely from PMIC “Power Good” status.

Carrier Board Power Control

The carrier board is responsible for sourcing a +5V power source to the MitySOM-AM57. See Figure 7 for a block diagram of a typical power section for a carrier board designed to support the MitySOM-AM57.




Figure 7: Carrier Board Power Section Block Diagram

Features of Carrier Board Power Section (refer to Figure 7 above):

- Input power, such as +12 VDC, is provided from an external source via a power jack or header, as shown in Figure 7.
- An optional power on/off switch circuit allows power to be removed from the carrier board and SOM without unplugging the external power source.
- As shown, DC-DC converters, or switched mode power supplies (SMPS) are typically used to source power for the SOM and peripheral devices.
 - The SMPS sourcing +5V to the SOM is enabled when (switched) input power is applied.
 - Other SMPS circuits are enabled by the POWERGOOD signal from the SOM. Using POWERGOOD to enable the peripheral device power ensures that the SOM's PMIC (power management IC) has completed its power-up sequence before the carrier board powers up signals which interface with SOM I/O.
 - Note: POWERGOOD is an open collector signal; a voltage divider network (not shown) may be needed on the carrier board to produce a compatible signal level on the ENABLE input of the SMPS device(s).

- A SOM power monitor (shown) and voltage monitor for other DC voltages (not shown), readable by the SOM over a digital serial interface like I²C, is optional, but recommended, especially during early stage development.

SOM power usage is highly dependent on the user's application. It is advisable to over-design the SOM power supply capacity for early stage/prototype development, then optimize the size of the power source circuitry according to the application / end user needs during later stages of development.

3.2 Recommended Capacitance

All MitySOM-AM57 family modules include some power supply rail bypass capacitors on-board, however additional capacitance is recommended on the carrier board to minimize the ripple effect caused by changing load currents. It is recommended to place at least 20 μF in bulk capacitors nearby the main +5V supply pins in addition to whatever bulk capacitance is recommended for the SOM +5V supply design. For each of the other power supplies on the carrier board, at least 10 μF in bulk capacitors is recommended. Please note that this is the minimum recommended amount of bulk capacitance, and more is typically better. SMPS controller device datasheets often specify amounts of bulk capacitance and recommend smaller decoupling capacitors placed around the board.

3.3 SOM I/O Interfaces

Voltage Domains

Most I/O pins to the **AM57xx SOC** are powered from +1.8 V supply rails. An exception is the MMC/SD interface at +3.3V. See Table 1 for voltage domains of signals. Fixed function (“FF”) signals follow signaling standards which may vary from LVCMOS, LVDS, etc.

Protection

I/O signals which interface external to the SOM+Carrier board set must be protected to ensure that no out-of-range voltage conditions occur on all I/O pins which direct connect to the AM57x processor. The carrier board should contain the necessary protection/isolation circuits as required for overvoltage, surge and ESD protection. Please refer to the AM57x datasheets for details about maximum voltage ranges for 3.3V and 1.8V I/O domains as the maximum ranges are different.

3.4 Module Boot Configuration

The MitySOM-AM57 is capable of booting from several peripherals as defined by the state of the 16 GPMC_AD[15..0] / SYSBOOT[15..0] pins at the time of a reset. The state of the 16 data lines is sampled on the rising edge of the PORz_OUT signal to determine the search order of peripherals for a valid boot image.

Although the GPMC_AD/SYSBOOT signals are routed to the carrier board interface, most are strapped (via pullup / pulldown resistors) to defined logic levels on the SOM during boot mode. Only SYSBOOT[2] has no pull-up or pull-down resistor applied during boot mode; its level is determined by the carrier board through the setting of AM57_BOOT_MODE (at 100-pin HiRose connector pin 74). See Table 4 for available boot order options.

| AM57_BOOT_MODE: | SYSBOOT[15:0] value: | Boot Order: |
|-----------------|------------------------------|--------------------|
| 0 | 1000 0001 0010 0110 (0x8126) | QSPI1_CS0, SD, USB |
| 1 (default) | 1000 0001 0010 0010 (0x8122) | SD, eMMC2, USB |

Table 4: Boot Order Options

AM57_BOOT_MODE is pulled up to +1.8V on the AM57 SOM. The carrier card may provision a jumper to GND to force AM57_BOOT_MODE = 0. If this jumper to GND is not installed, AM57_BOOT_MODE = 1. See the illustration below, where the jumper connects to AM57_BOOT_MODE at the 100-pin HiRose connector.




Figure 8: AM57_BOOTMODE jumper on Carrier Board select boot order

For more details on SYSBOOT operations, see the appropriate Technical Reference Manual from Texas Instruments for the AM57x processor installed on the AM57 SOM.

3.5 Module Reset

On the MitySOM-AM57 module, the main power input supply and all on-module generated power supplies are monitored and will trigger a module hard-reset if any of them fails or goes unstable. The main and MCU Power-on-Reset (POR) pin on the AM57x processor, is controlled by the PMIC and is not directly accessible to the carrier board interface. The PMIC provides an external push-button reset input. The PMIC input is pulled up on the SOM. A momentary connection to GND on PB_RESETh, accessed at MXM connector pin E3-5 will cause the SOM to reset.

Resets for peripheral devices on the carrier board are recommended to be sourced from an AM57x GPIO pad.

3.6 Console UART

It is strongly recommended that UART3 be used as a general-purpose monitor port. All of the u-Boot console and kernel console IO data is routed to UART3 (with no HW flow control) by default in the reference software development images. Using UART3 pins for other functions will require modification of low-level boot software (e.g., U-Boot) and the kernel configuration to disable kernel logging to this port. Modern board designs typically use a USB to UART bridge chip to support standard USB style serial ports (COM ports for windows, ttyUSBX ports for Linux). The Critical Link reference design utilizes an FTDI FT230XS UART-to-USB bridge chip to interface UART3 to a USB Type B connector port.

Note: UART3 signals from the AM57x SoC are +1.8V logic; a level shifter to +3.3V logic levels is likely needed in-line between the SOM and UART-to-USB bridge device.

3.7 USB Interface

In addition to USB data lanes (USBn_DP/DM, USB1_SSRX_P/N, USB1_SSTX_P/N), carrier card designs intending to support USB operation on either USB1 or USB2 must utilize the signals listed below depending on intended operation. Users are encouraged to review the MitySOM-AM57 development kit as a reference design for Dual Role or Host only operation.

Note: 0.1uF AC coupling caps are installed on the SOM for USB1_SSTX_P/N nets, do not add them to the baseboard.

Note: Do not crossover USB1_SS_TX and RX between the SOM and the external connector. The cables are expected to do this when necessary. However it is allowed to swap the plus/minus on either or both of the SS differential pairs, per the USB3 spec.

- **Dual Role:** The USB ID pin from the USB receptacle must be connected to an available GPIO pin with a suitable pullup. The USBn_DRVVBUS must be connected to the enable control of a +5V VBUS power supply for use in Host Mode. There is a single USB_VBUS net which is used in device mode to detect a host is connected. To use both USB ports in dual role, a 2nd comparator circuit may be needed. Some USB-C mux chips (like the HD3SS3220) may have a built-in comparator for this purpose like the, though the AM57x Development Kit does not make use of this feature.
- **Host Only:** The USBn_DRVVBUS must be connected to the enable control of a +5V VBUS power supply for use in Host Mode. The USB_VBUS (pin 240 J1) signal should be grounded. Please refer to the AM57x datasheet for additional detail.
- **Device Only:** The USBn_DRVVBUS should be left unconnected. There is a single USB_VBUS net which is used to detect a host is connected. If you want to use both USB ports in dual role, you may need to add a 2nd comparator circuit. Some USB-C mux chips, may have a built-in comparator that might be used for this purpose like the HD3SS3220, though we didn't make use of that feature in the devkit reference design.

The USB_VBUS signal (at J1 pin 240) is connected to a comparator on the SOM's TPS6590379 VBUS pin. When USB_VBUS is greater than 2.9V, its VBUSDET signal will go high which is connected to GPIO4_22 on the SOM. This is used by the USB driver to detect USB insertion and enable/disable USBn_DRVVBUS. If not used, this pin should be pulled to ground.

Refer to "TUSB73x0 Board Design and Layout Guidelines," TI document SILU149E, for detailed USB layout guidelines.

4 Interface Descriptions

The sections below provide an overview of peripheral interfaces available to the AM57x SOM-based system designer. Not all AM57x peripherals are available to the carrier board designer. For detailed guidance, please consult the AM57x device datasheets and Technical Reference Manual. Note that most peripheral pins from the AM57x SOC are shared with other peripherals. Establishing a PINMUX configuration for the system design is a necessary first step to determine the mix of peripherals which are available to the user's application.

4.1 Emulator / JTAG

MitySOM-AM57 SOMs include connectivity for DSP emulation. There is a dedicated on-module Hirose header that is intended for use with a Critical Link supplied breakout cable/adaptor to a JTAG pod.

The DSP emulator connection is used for code download to RAM, and real-time debugging with TI's Code Composer Studio. All on-module signals are directly connected to the DSP pins. Connection to the emulator/JTAG pods via appropriate headers should be direct and made as short as possible, within reason.

4.2 McASP Port

The MitySOM-AM57 module can support up to 8 Multi-Channel Audio Serial Ports (McASP). The McASP functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP:

- is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and intercomponent digital audio interface transmission (DIT);
- consists of transmit and receive sections that may operate synchronized, or completely independently with separate master clocks, bit clocks, and frame syncs, and using different transmit modes with different bit-stream formats.
- includes serializers that can be individually enabled for either transmit or receive.

Critical Link's AM57x Development Board includes a reference design for a stereo bidirectional CODEC controlled by a McASP port. Design data is available to developers by request.

4.3 Serial UARTs

The MitySOM-AM57 module can support up to 10 Universal Asynchronous Receive/Transmit (UART) ports with a variety of support for external devices types and flow control. UART3 should be configured as debug UART port; see section 3.6 above (Console UART). Other UARTs may be configured per application needs.

4.4 McSPI Ports

The MitySOM-AM57 module can support up to 4 Multi-Channel Serial Peripheral Interface (McSPI) ports with chip selects directly controlled by the on-chip peripheral. Additional chip selects can be implemented with general GPIO pins if necessary

4.5 QSPI port

The MitySOM-AM57 supports a quad Serial Peripheral Interface (QSPI). The QSPI port is dedicated to supporting serial NOR FLASH on the SOM and is not routed to the carrier board interface.

4.6 I2C Ports

The MitySOM-AM57 module can support up to 5 Inter-Integrated Circuit (I2C) ports, numbered 1-5. I2C[1] is reserved for use by the SOM EEPROM, LED controller and PMIC. I2C[2] and I2C[4] are not routed to the carrier board interface; I2C[3] and I2C[5] are available to the carrier board via the MXM connector. The I2C bus implementations are true open-drain style interfaces when configured correctly, and proper pull-up resistors must be included on the carrier card to the correct bank voltage pin as listed in the MitySOM-AM57 datasheet.

4.7 USB

The MitySOM-AM57 provides two Universal Serial Bus (USB) interfaces which route controller-side PHY connections to the carrier board interface. USB 2.0 and USB 3.0 are supported. See section 3.7 above for additional information.

Both USB ports can operate in Dual Role mode and are USB 2.0 compliant with USB1 also supporting USB3.0 superspeed (5Gbps). Dual role mode protocols support dynamic switching from host mode (e.g., for controlling USB mass storage devices such as thumb drives) to device mode (e.g., for interfacing to a PC) based on application software.

Successful implementation of high-speed USB must consider VUSB switching and protection, data line protection and termination, paired nets, matched lengths and controlled impedance in the carrier board design. Critical Link has reference designs for using USB-C physical interface and multi-port USB hubs. Design data is available to developers by request.

4.8 Display Controllers

The MitySOM-AM57 supports up to 3 LCD controllers and an HDMI 1.4a port. LCD ports 1 and 2 (VIN, VOUT) are routed to the carrier board; LCD port 3 shares SOC I/O with the GPMC interface, also routed to the carrier board.

A successful implementation of HDMI has in-line transformer/choke requirements, data line protection and termination, paired nets, matched lengths and controlled impedance in the carrier board design. Critical Link's AM57x Development Board includes a reference design for an HDMI. Design data is available to developers by request.

Successful implementation of LCD interfaces must account for the targeted display's data formatting, clock speed, resolution, color depth and electrical signal type (single-ended, LVDS, etc.). A serializer device, backlight driver/controller and clock synthesizer are examples of peripherals which may be needed in the system design to adapt the AM57x SOC video interface to the targeted LCD interface.

4.9 CAN Ports

The MitySOM-AM57 supports up to two DCAN (dual Controller Area Network) interfaces. DCAN ports support bit rates up to 1 Mbps, conform to CAN protocol 2.0 A, B, and have DMA and interrupt support. Refer to AM572x datasheet for more information. DCAN signals are routed from the AM57x SOC to the carrier board; the AM57x Development Board does not include CAN interface support.

4.10 Timers

The MitySOM-AM57 supports 16 timers; I/O may be allocated to timer events which may be used the carrier board as PWM outputs or event triggers, for example.

4.11 Multi-Media Card Interfaces

The MitySOM-AM57 module supports up to 4 Multi-Media Card (MMC) interfaces that also support Secure Digital (SD) and Secure Digital Input/Output (SDIO) formats. MMC1 and MMC4 support 4-bit data; MMC2 and MMC3 support 8-bit data. MMC1, MMC2 and MMC3 I/O are routed to the carrier board interface; MMC4 I/O are used as GPIO on the SOM to support USB peripherals.

In general, a 4-bit interface (MMC1) is typically used to interface to a MicroSD card as a boot device and/or external storage. 8-bit devices (MMC2, MMC3) may be used for storage devices like eMMC, though it is often used to integrate with wireless modules that interface with SDIO host controllers.

Critical Link's AM57x Development Board includes a reference design for interfacing MMC1 to a microSD card slot and MMC2 to a wireless Bluetooth module. Note that MMC1 I/O operates at +3.3V; see section 3.3 above. Design data is available to developers by request.

4.12 Serial ATA (SATA)

The MitySOM-AM57 module supports a serial ATA (SATA) port which is typically used to interface with an external hard drive. Successful implementation of a SATA interface must consider data line protection, in-line capacitors on data lines, paired nets, matched lengths and controlled impedance in the carrier board design. Critical Link's AM57x Development Board includes a reference design for a SATA. Design data is available to developers by request.

4.13 General Purpose Memory Controller

The MitySOM-AM57 module contains a General Purpose Memory Controller (GPMC) which may be used as a dedicated multiplexed address/data interface to external devices. GPMC lines are also used during boot to set the 16 system mode bits; see section 3.4 of this document. The GPMC supports up to 133 MHz external memory clock performance.

4.14 10/100/1000 Ethernet

The MitySOM-AM57 module supports two Gigabit (1000 Base-T) and two PRUSS 10/100 Megabit Ethernet PHY interfaces. Gigabit Ethernet uses reduced gigabit media independent interfaces (RGMI) to connect to a physical interface (PHY) device, 10/100 Ethernet uses reduced media independent interfaces (RMII). Critical Link's AM57x Development Board includes a reference design for all 4 interfaces.

4.15 PCI Express (PCIe)

The MitySOM-AM57 module supports two PCI Express SuperSpeed (PCIe SS) ports. Two PCIe channels are routed from the Am57x SOC to the carrier board interface at the HiRose 100-position connector.

4.16 General Purpose I/O (GPIO)

Many of the AM57x SOC I/O which are not assigned to specified peripheral functions may be configured as General Purpose Input/Output (GPIO) pins, with many available at the carrier board interface. Tables 1 and 2 of this document identify available GPIO pins and their voltage domain. Register settings corresponding to each GPIO pin are described in the MitySOM-AM57 datasheet, AM57x SOC datasheet and Technical Reference Manual.

5 Mechanical Requirements

The following sections describe some of the mechanical requirements of incorporating a MitySOM-AM57 module in a carrier board design. See also sections 1.5, 1.6 and 2 of this document which describe the SOM dimensions, connector set and placement requirements.

5.1 Module Clearance

All AM57x SOM types use an MXM style card edge mated to a receptacle on the carrier board for the primary electrical and mechanical attachment to the carrier board. A secondary 100-position high density connector set provides additional I/O and locks the SOM into position. This connector set, positions the SOM parallel to the carrier board, and as such there is limited clearance between the SOM and the carrier board. Therefore, it is impossible to place high-profile carrier board components underneath the SOM. However, it is possible to utilize most of this space for low-profile components. Please refer to Figure 9 for under-SOM vertical headroom.

A STEP model and an Altium Designer footprint of the SOM is available from the Critical Link support site, and users are encouraged to verify clearance if making use of the space under the module.




Figure 9: MitySOM-AM57 Module Clearance - Side View

5.2 Mounting Methods

The modules feature an additional optional mechanical attachment method. A hard mechanical attachment by board-to-board standoffs and screw hardware may be used to mount the module. The corners of the free-floating edge of the SOMs feature mounting holes that are compatible with M3 size mounting hardware. The mechanical drawing in Figure 1 below illustrates the mechanical requirements of this optional attachment method.

Suggested standoff part (on carrier board): Penn Engineering **SMTSO-M3-3ET** or equivalent.

Description: Standoff, round, solderable, threaded, metric, M3 X 5.56 O.D. X 3.00 H.

4.22 (0.166") hole, 6.2 (0.244") pad diam.




Figure 10: 3.0 mm height standoff mounting: side view

5.3 Shock & Vibration

For customers who are interested in using MitySOM-AM57 modules in rugged environments, the mounting attachment method discussed in section 5.2 above enable these SOMs to tolerate much greater mechanical shock and vibration forces than without any additional mounting support.

5.4 Thermal Management

The MitySOM-AM57 family of SOMs have no specific requirements regarding thermal management. Depending on the core clock speeds, number of processing cores and peripheral modules in use, the AM57 SOM may be operated without heat sinks or air flow, and inside tight enclosures. Customer qualification and testing of SOM device temperatures in the end application is highly recommended. The AM57x SOC features internal die temperature sensors which may be monitored by the system software. Monitoring the die temperature on highly integrated devices may enable operation at higher temperatures compared to monitoring ambient environment temperatures. It may be necessary or prudent to add thermal management devices to the SOM and/or enclosure or lower the operating temperature specification of the end product.

See section 1.6 of this document for a custom MitySOM-AM57x heat spreader design which can accommodate thermal interfacing with flat surface heatsinks, cold plates or other heat exchangers.

6 Board Layout Recommendations

The following sections discuss topics for successful board layouts incorporating any module.

6.1 Placement

Placement of the module site is crucial to a successful carrier board layout. Because the module connector footprint is fine-pitch and dual-row, it is generally best to place the connector fairly centered in the overall board layout. This placement allows traces to be routed out from both sides of the connector, using mainly top-side copper tracks. The use of less signal layers, and therefore less vias, generally results in a more compact design with better signal integrity than a board using many layers and vias. Of course, central placement is not always possible because of other mechanical constraints.

Mechanically, enough space must be allocated for the full extension of the module. Although it is possible for a module to hang over the edge of its carrier board, this may not be desirable if additional mechanical attachment methods are desired for ruggedness, as discussed in section 5.2. Another thing to keep in mind with placement on the carrier board and in enclosures is the cam-in action of the MitySOM modules into their respective sockets. The modules are generally installed at an angle of about 25° to 30° before swinging down to locked position. Enclosure designs should accommodate this motion.

6.2 Pin-out and Routing

Care must be taken when routing the MitySOM-AM57 high speed interfaces – specifically the USB 2.0 and 3.0 ports, differential pairs, matched length signals, LVDS signals, signals with controlled impedance requirements, clock lines and gigabit Ethernet ports. Please refer to the specific device specification for guidance related to these pins.

6.3 Access issues

Given that it is possible and often desirable to make best use of available space by placing components underneath the MitySOM-AM57 module (refer to section 5.1), hardware and software engineers who will be debugging code on the platform could find themselves in a tough situation if the component they need to access is blocked by the installed MitySOM-AM57 module. Because of these situations it is advisable to either not use the space under the MitySOM-AM57 module for active components that might need live probing with the SOM installed, or only place circuits there that are already tried and tested by engineers on other platforms. If an obscured circuit does need to be probed, it may be necessary to solder temporary wires onto probe points. An even better solution would be to design the board with bottom-side test points, at least in the vicinity of the SOM, when possible, on a given design.

6.4 PCB/PCA Technology

The MitySOM-AM57 module does not have any specific requirements about the PCB technology used for its carrier board. The required socket connectors are available as RoHS compliant and may be used in both leaded and lead-free assembly processes. The only recommendation is to fabricate the carrier board thick enough to rigidly support the MitySOM-AM57 socket connector. In practice, FR-4 with a common finished thickness of 0.062 inches is enough for all types of MitySOM-AM57 modules.

6.5 PCB Footprints

Figures 11 and 12 show the recommended PCB footprint for the JAE MM70-314V1-2-R300 card edge receptacle and the HiRose DF40HC(3.0)-100DS-04V secondary “Hi-Speed” connector. The figures are copied directly from the part drawing. Carrier board designers are advised to check with manufacturers and distributors for the latest versions, application notes or product change notices.

Altium Designer footprints for the MitySOM-AM57 module are available from Critical Link on request for Altium users.





Figure 11: MM70-314B1-2-R300 Recommended PCB Footprint

Recommended PCB Pattern



DF40HC (No Retention Tab)

Stacking Height 3.0mm

Unit : mm

| Part No. | HRS No. | No. of Pos. | A | B | C | D | Purchase Unit (##):(51) | Purchase Unit (##):(58) |
|----------------------------|------------------|-------------|------|------|---|---|-------------------------|-------------------------|
| DF40HC(3.0)-100DS-0.4V(##) | CL0684-4151-0-## | 100 | 22.6 | 19.6 | | | ○ | ○ |

[Specification Number]
 (51) : Embossed Packaging (3,000pcs per reel)
 (58) : Embossed Packaging (1,000pcs per reel)

Figure 12: DF40HC(3.0)-100DS-0.4V Recommended PCB Footprint

7 Revision History

| Revision | Date | Description of Changes |
|-----------------|---------------|-------------------------------|
| 1.0 | 01-March-2024 | Initial Revision |