MitySOM-5CSx System on Module and Development Kit



Differentiate your products.

With a fully integrated System-on-Module built for high-throughput applications:

- Altera Cyclone V System on Chip up to 110K LE
- Combines FPGA fabric and dual ARM Cortex-A9's
- O High-bandwidth interconnect
- O Integrated with:
 - O DDR3 SDRAM
 - O NOR Flash
 - Power supplies
 - O JTAG
 - Convenient card-edge interface



The MitySOM-5CSx is a highly configurable, small form-factor System-on-Module (SOM) designed for high-throughput applications requiring dual hard-core Cortex-A9 applications processors tightly integrated with FPGA fabric. The MitySOM-5CSx combines the Altera Cyclone V System-on-Chip (SoC), memory subsystems, and an onboard power supplies. The MitySOM-5CSx provides a complete and flexible CPU + FPGA infrastructure for highly integrated embedded systems.



Actual Size.

Features:

Hard Processor System (HPS)

- Dual-core ARM Cortex A9 MPCore processor
- 4,000 MIPS (up to 800MHz per core)
- NEON coprocessor with doubleprecision FPU (one per core)
- O 32KB/32KB L1 caches per core
- O 512KB shared L2 cache

Memory

- 1GB DDR3 CPU/FPGA RAM
 x32 bits + ECC
- Optional 256MB DDR3 FPGA RAM x8 bits*
- O 32MB QPSI NOR FLASH

*Selecting this FPGA direct connect to DDR will reduce the number of I/O options available.

High-Bandwidth System Interfaces:

- O Six 3.125Gbps transceivers
- O PCIe Hard Core
- Up to 133 I/O, many supporting 740Mbps SerDes
- O 2 Gigabit Ethernet interfaces

High-Bandwidth On-Chip Interfaces

- O 102Gbps HPS-to-FPGA interface
- O 102Gbps FPGA-to-SDRAM Interface

Integrated Power Management

integrated Fower Management

JTAG Connector On-Module

Card-Edge Interface

LinuxMicrium uC/OS

High Level OS Support

- Android
- O QNX
- O Windows CE

Applications:

- Machine Vision
- Scientific Imaging
- Motor Control
- Medical Imaging
- Medical Instrumentation
- Test and Measurement
- O Industrial Instrumentation
- Military/Aerospace



Critical Link • 6712 Brooklawn Parkway • Syracuse NY 13211 • 315.425.4045 • info@CriticalLink.com • www.CriticalLink.com

MitySOM-5CSx System on Module and Development Kit

High-Speed Interfaces and Interconnect

Integrating FPGA power with ARM flexibility poses a major challenge: data movement between the two. The MitySOM-5CSx solves this with high-speed AXI bus interconnects between FPGA fabric and the Hard Processor System (HPS). The FPGA also has high-bandwidth access to HPS system memory, while maintaining cache coherency without processor intervention. The MitySOM-5CSx's highspeed interfaces are configurable. By combining the highspeed interconnect with six 3.125Gbps transceivers, a PCIe hard core, 740Mbps SerDes-capable I/O's, and dual gigabit Ethernet interfaces, the system supports high-bandwidth I/O, while efficiently processing data while onboard.



RITICAL

Altera Design Services



Growth Options

The MitySOM-5CSx Family offers several upgrade options: various speed grades, memory configurations, and operating temperature.

The MitySOM-5CSx DEVELOPMENT KIT

The MitySOM-5CSx Development Kit has all the necessary hardware and software to begin product development immediately, including a base board reference design, Linux development environment, sample applications, and a design guide for customizing the base board for your specific requirements. Developers can also work with Critical Link engineers to handle any customizations. Full technical datasheets are available for the MitySOM-5CSx, and other members of the Critical Link SOM family, at www.CriticalLink.com.



Features

- O 4″ x 7″
- 18V to 24V input or standard ATX
- O Battery for real-time clock
- 3 user switches
- O On/off, warm reset, cold reset switches
- Boot select switches
- O Footprint for FPGA serial PROM

Interfaces

- O Gigabit Ethernet
- O PCIe, 4 lanes
- HSMC interfaces (x2)
- O SATA
- O USB OTG
- O Console serial to USB converter
- Isolated CAN Bus (x2)
- SD card



Rev 01/16

Critical Link • 6712 Brooklawn Parkway • Syracuse NY 13211 • 315.425.4045 • info@CriticalLink.com • www.CriticalLink.com